共 50 条
- [1] SYSTEMATIC JITTER IN PAM DIGITAL TRANSMISSION-SYSTEMS - ENGINEERING CONSIDERATIONS FOR CLOCK EXTRACTOR DESIGN ALTA FREQUENZA, 1983, 52 (04): : 256 - 271
- [2] Simulating clock jitter in digital communication systems 1996 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - CONVERGING TECHNOLOGIES FOR TOMORROW'S APPLICATIONS, VOLS. 1-3, 1996, : 716 - 720
- [3] Jitter amplification considerations for PCB clock channel design ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 135 - +
- [5] Analysis of timing jitter in digital transmission systems ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2001, 84 (08): : 1 - 13
- [6] REDUCTION OF SYSTEMATIC JITTER IN A TRANSMISSION CHAIN WITH DIGITAL REGENERATORS IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1967, CO15 (04): : 542 - &
- [7] 1/f noise and clock jitter in digital electronic systems NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 168 - 178
- [10] Analyses of jitter suppression for digital transmission system with filter-less clock recovery 2003 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOL 1 AND 2, PROCEEDINGS, 2003, : 582 - 585