Greedy wire-sizing is linear time

被引：0
作者：
Univ of Texas at Austin, Austin, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 398-405期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
15
引用
收藏
相关论文
共 50 条
[41]   New sizing technology for bars and wire rod [J].
Müller, H ;
Palzer, O .
STAHL UND EISEN, 1999, 119 (03) :49-+
[42]   Wire sizing with scattering effect for nanoscale interconnection [J].
Shi, Scan X. ;
Pan, David Z. .
ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, :503-508
[43]   Wire sizing and spacing for lithographic printability optimization [J].
Cao, Ke ;
Hu, Jiang ;
Cheng, Mosong .
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION, 2007, 6521
[44]   Wire sizing optimization for buffered global interconnects [J].
Tang, Min ;
Mao, Junfa .
2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, :479-482
[45]   SIZING OF WIRE IN LINE WITH PRODUCTION MACHINES. [J].
Liekmeier, Ferdinand .
Wire, 1988, 38 (02) :213-215
[46]   Selection of current transformers and wire sizing in substations [J].
Ganesan, Sethuraman .
2006 59TH ANNUAL CONFERENCE FOR PROTECTIVE RELAY ENGINEERS, 2006, :124-133
[47]   Optimal wire sizing of buffered global interconnects [J].
Tang, Min ;
Mao, J. F. ;
Jiang, L. L. .
MICROELECTRONICS INTERNATIONAL, 2007, 24 (03) :11-17
[48]   Optimum wire sizing of RLC interconnect with repeaters [J].
El-Moursy, MA ;
Friedman, EG .
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (02) :205-225
[49]   NP-COMPLETENESS RESULTS CONCERNING GREEDY AND SUPER GREEDY LINEAR EXTENSIONS [J].
KIERSTEAD, HA .
ORDER-A JOURNAL ON THE THEORY OF ORDERED SETS AND ITS APPLICATIONS, 1986, 3 (02) :123-134
[50]   Simultaneous wire sizing and wire spacing in post-layout performance optimization [J].
He, JA ;
Kobayashi, H .
PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, :373-378
12345