Greedy wire-sizing is linear time

被引：0
作者：
Univ of Texas at Austin, Austin, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 3卷 / 398-405期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
15
引用
收藏
相关论文
共 50 条
[21]   A greedy algorithm for capacitated lot-sizing problems [J].
Girlich, E ;
Höding, M ;
Zaporozhets, A ;
Chubanov, S .
OPTIMIZATION, 2003, 52 (02) :241-249
[22]   GREEDY LINEAR EXTENSIONS WITH CONSTRAINTS [J].
RIVAL, I ;
ZAGUIA, N .
DISCRETE MATHEMATICS, 1987, 63 (2-3) :249-260
[23]   GREEDY TRIANGULATION APPROXIMATES THE OPTIMUM AND CAN BE IMPLEMENTED IN LINEAR TIME IN THE AVERAGE CASE [J].
LEVCOPOULOS, C ;
LINGAS, A .
LECTURE NOTES IN COMPUTER SCIENCE, 1991, 497 :139-148
[24]   Wire straightening applications and sizing parameters [J].
Sjogren, C. .
2001, Meisenbach GmbH (50)
[25]   Power-optimal simultaneous buffer insertion/sizing and wire sizing [J].
Li, RM ;
Zhou, D ;
Liu, J ;
Zeng, X .
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, :581-586
[26]   A quadratic programming approach to simultaneous buffer insertion sizing and wire sizing [J].
Chu, CCN ;
Wong, DF .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (06) :787-798
[27]   Closed form solution to simultaneous buffer insertion/sizing and wire sizing [J].
Chu, C ;
Wong, DF .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (03) :343-371
[28]   Efficient Wire Routing and Wire Sizing for Weight Minimization of Automotive Systems [J].
Lin, Chung-Wei ;
Rao, Lei ;
Giusto, Paolo ;
D'Ambrosio, Joseph ;
Sangiovanni-Vincentelli, Alberto L. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (11) :1730-1741
[29]   Computing the Greedy Spanner in Linear Space [J].
Alewijnse, Sander P. A. ;
Bouts, Quirijn W. ;
ten Brink, Alex P. ;
Buchin, Kevin .
ALGORITHMICA, 2015, 73 (03) :589-606
[30]   GREEDY STRUCTURE FOR LINEAR OBJECTIVE FUNCTIONS [J].
方祖耀 .
Chinese Science Bulletin, 1990, (18) :1579-1579
12345