ASSOCIATIVE PROCESSORS: A PANACEA OR A SPECIFIC?

被引:0
|
作者
Higbie, Lee C.
机构
来源
Computer Design | 1976年 / 15卷 / 07期
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
THe associative array processor is well suited to some problems which to date have not been satisfactorily solved. It is not a general-purpose computer, but has a niche of its own. It is well suited to applications such as photo interpretation, signature analysis, speech or hand-writing analysis, or text processing for noisy texts. It is ill suited for highly numeric tasks such as weather forecasting and signal processing. Serial processors can do very well in still other areas such as air traffic control and dictionary look-up. However, as the precision of an AAP's slice is increased, its numeric capability becomes ever more cost-effective. If both AAPs and serial processors were being produced in quantity, the AAP could search disordered tables more cost-effectively than the serial processor, because its 1-bit arithmetic logic unit is faster and simpler. This table searching would also be efficient in cases where the entire table must be checked, regardless of how quickly a first match is found, as where many keys are involved. However, in most table searching the AAP is not significantly better than a serial processor.
引用
收藏
页码:75 / 82
相关论文
共 50 条
  • [1] Associative memories and processors
    Wolf, G.
    IT - Information Technology, 1975, 17 (1-6): : 264 - 271
  • [2] ASSOCIATIVE PROCESSING AND PROCESSORS
    KRIKELIS, A
    WEEMS, CC
    COMPUTER, 1994, 27 (11) : 12 - 17
  • [3] FPGA Implementation of Associative Processors
    Tian, Hongzheng
    Fouda, Mohammed E.
    Seo, Minjun
    Kurdahi, F. J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (05) : 1774 - 1778
  • [4] ASSOCIATIVE-PROCESSORS AND MEMORIES
    GROSSPIETSCH, KE
    IEEE MICRO, 1992, 12 (03) : 10 - 11
  • [5] RTT PARADIGM - NO PANACEA FOR THEORIES OF ASSOCIATIVE LEARNING
    SEIDEL, RJ
    PSYCHOLOGICAL REVIEW, 1963, 70 (06) : 565 - 572
  • [6] Power optimization techniques for associative processors
    Yantir, Hasan Erdem
    Eltawil, Ahmed M.
    Niar, Smail
    Kurdahi, Fadi J.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2018, 90 : 44 - 53
  • [7] A NONBULK ADDITION TECHNIQUE FOR ASSOCIATIVE PROCESSORS
    YAU, SS
    YANG, CC
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (06): : 938 - +
  • [8] Associative processors for video coding applications
    Balam, S
    Schonfeld, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (02) : 241 - 250
  • [9] SPECIAL SECTION ON ASSOCIATIVE-PROCESSORS AND MEMORIES
    WALDSCHMIDT, K
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (05): : 341 - 342
  • [10] ASSOCIATIVE MEMORIES AND PROCESSORS - OVERVIEW AND SELECTED BIBLIOGRAPHY
    PARHAMI, B
    PROCEEDINGS OF THE IEEE, 1973, 61 (06) : 722 - 730