SOI implementation of a 64-bit adder

被引：0

作者：

Tran, J.V. ^{[1
]}

Mounes-Toussi, F. ^{[1
]}

Storino, S.N. ^{[1
]}

Stasiak, D.L. ^{[1
]}

机构：

[1] IBM Corp, Rochester, United States

来源：

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：573 / 574

共 50 条

[41] Intel 64-bit processors
Gustin, Veselko
ELEKTROTEHNISKI VESTNIK-ELECTROCHEMICAL REVIEW, 2007, 74 (04): : 201 - 206
[42] THE BASICS OF 64-BIT COMPUTING
Svetic, Sandi
Sok, Antun
ENGINEERING REVIEW, 2008, 28 (02) : 119 - 130
[43] UNIX ON 64-BIT ARCHITECTURES
FORYS, J
ROSA, C
IKEDA, H
NEC RESEARCH & DEVELOPMENT, 1995, 36 (02): : 312 - 324
[44] Integer 64-bit optimizations
Kuznetsov, A
DR DOBBS JOURNAL, 2005, 30 (03): : 36 - 38
[45] The real 64-bit OS
Munroe, SJ
BYTE, 1997, 22 (01): : 19 - 19
[46] Exploiting 64-Bit parallelism
Gutman, R
DR DOBBS JOURNAL, 2000, 25 (09): : 133 - +
[47] 64-bit takes off
McLeod, Ramon G.
PC World (San Francisco, CA), 2003, 21 (11): : 26 - 34
[48] 64-bit computing & DSPs
Oureshi, S
DR DOBBS JOURNAL, 2005, 30 (03): : 78 - +
[49] Implementation of Secure Force (64-bit) on Low Cost 8-bit Microcontroller
Usman, Muhammad
Abidi, Syed Zain-Ul-Abedin
Siddiqui, Muhammad Hassam Shakil
Ibrahim, M. Sohail
2016 INTERNATIONAL CONFERENCE ON OPEN SOURCE SYSTEMS AND TECHNOLOGIES (ICOSST), 2016, : 102 - 105
[50] 64-bit high-performance power-aware conditional carry adder design
Cheng, KH
Cheng, SW
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (06) : 1322 - 1331