Reducing the logic-level of the combinational circuits

被引：0
|
作者：
Ye, Yizheng
Zeng, Xianjun
Zhang, Yan
机构：
来源：
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design & Computer Graphics | 1997年 / 9卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Level assignment for displaying combinational logic
    Drechsler, R
    Günther, W
    Linhard, L
    Angst, G
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 148 - 151
  • [32] Design of Combinational Logic circuits for Low power Reversible Logic circuits in Quantum Cellular Automata
    Anand, I. Vivek
    Kamaraj, A.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [33] Evaluation of parallel synchronous and conservative asynchronous logic-level simulations
    Univ of Bridgeport, Bridgeport, United States
    VLSI Des, 2 (91-105):
  • [34] Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits
    Stojcev, MK
    Djordjevic, GL
    Stankovic, TR
    MICROELECTRONICS RELIABILITY, 2004, 44 (01) : 173 - 178
  • [35] Techniques for estimation of design diversity for combinational logic circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34
  • [36] BILCO: Built in testing method for combinational logic circuits
    Harvey, DM
    ELECTRONICS LETTERS, 1996, 32 (01) : 31 - 33
  • [37] DESIGN OF FAULT DIAGNOSTIC NETWORKS FOR COMBINATIONAL LOGIC CIRCUITS
    PALIT, A
    GUPTA, AS
    BASU, MS
    CHOUDHURY, AK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 25 - 32
  • [38] Timing Analysis of Combinational Circuits in Intuitionistic Propositional Logic
    Michael Mendler
    Formal Methods in System Design, 2000, 17 : 5 - 37
  • [39] Virtual reconfigurable architecture for evolving combinational logic circuits
    Jin Wang
    Chong-Ho Lee
    Journal of Central South University, 2014, 21 : 1862 - 1870
  • [40] Parallel algorithms for detecting hazards in combinational logic circuits
    Tan, EC
    IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : 177 - 181
12345