Process Control by Parameter Measurements of LSI Wafers.

被引：0
|
作者：
Vernon, N.B.
机构：
来源：
Elektronik Produktion & Prueftechnik | 1981年 / 11期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new generation of parameter testing equipment is reported that features speed and accuracy. The inherent software and computer performance of these systems contribute to the production of invariably high-quality devices. The program wing, using the programming language PASCAL, is simple because it is easily readable, can be simply written, and is self-documentable. An example for parameter testing concerned with the measurement of resistance is illustrated.
引用
收藏
页码：626 / 629
相关论文
共 50 条
  • [31] HIGH PRESSURE CRYSTAL GROWTH YIELDS BETTER GaAs WAFERS.
    Davis, G.E.
    New Electronics, 1987, 20 (04): : 38 - 39
  • [32] MeV ION IMPLANTATION SYSTEMS FOR PRODUCTION PROCESSING OF SILICON WAFERS.
    Norton, G.A.
    Klody, G.M.
    IEEE Transactions on Nuclear Science, 1982, NS-30 (02) : 1701 - 1704
  • [33] FOUP cleaning -: FOSB transportation -: A challenge for manufacturing on 300 mm wafers.
    Frickinger, J
    Bügler, J
    Dudenhausen, HM
    Fritzsche, M
    Shopbell, M
    2001 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2001, : 491 - 494
  • [34] Using TOF-SIMS for the analysis of metal contamination on silicon wafers.
    Mowat, IA
    Schuerlein, T
    Metz, J
    Brigham, R
    Huffaker, D
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING, 2000, 99 (36): : 561 - 568
  • [35] AUTOMATIC CZOCHRALSKI GROWTH, GROWTH PARAMETER MEASUREMENTS AND PROCESS-CONTROL
    UELHOFF, W
    JOURNAL OF CRYSTAL GROWTH, 1983, 65 (1-3) : 278 - 279
  • [36] Multifractal point defects' clusters in subsurface damaged layer of semiconductor wafers.
    Fedtchouk, AP
    Rudenko, RA
    Fedtchouk, AA
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS II, 1996, 2874 : 341 - 351
  • [37] ELECTROCHEMICAL METHOD TO MEASURE THE DEFECT-FREE ZONE IN SILICON WAFERS.
    Cazcarra, V.
    Garroux, D.
    IBM technical disclosure bulletin, 1983, 26 (05): : 2374 - 2376
  • [38] EXTENDED-DEFECT REDUCTION BY UNIFORM HEATING FOR P + -IMPLANTED Si WAFERS.
    Komatsu, Ryosaku
    Kajiyama, Kenji
    1600, (54):
  • [39] Warpage and mechanical strength studies of ultra thin 150mm wafers.
    Grief, MK
    Steele, JA
    NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 190 - 194
  • [40] The effect of integration of Strontium-Bismuth-Tantalate capacitors onto SOI wafers.
    Strauss, Karl
    Black, Bruce W.
    Joshi, Vikram
    Ohno, Morifumo
    Ida, Jiro
    Nagatomo, Yoshiki
    2006 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2006, : 2434 - +
12345