Nanosecond digital delay line

被引:0
|
作者
Demchuk, M.I. [1 ]
Kuznetsov, V.P. [1 ]
Mikhailov, V.P. [1 ]
Pribytok, G.A. [1 ]
Prokoshin, P.V. [1 ]
机构
[1] Scientific Research Inst of Applied, Physics Problems, Russia
来源
关键词
D O I
暂无
中图分类号
学科分类号
摘要
3
引用
收藏
页码:622 / 623
相关论文
共 50 条
  • [41] A 5 ps resolution, 8.6 ns delay range digital delay line using combinatorial redundancy
    Van den Dries, Thomas
    Ingelberts, Hans
    Boulanger, Sven
    Kuijk, Maarten
    2019 15TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2019, : 21 - 24
  • [42] Preparation and testing of the digital signal processing method for measuring nanosecond pulse delay times in pulsed refractometry and reflectometry
    Belov, A. M.
    Malyshev, A. Yu.
    Petrov, A. A.
    Petrov, V. G.
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2010, 53 (02) : 204 - 208
  • [43] Preparation and testing of the digital signal processing method for measuring nanosecond pulse delay times in pulsed refractometry and reflectometry
    A. M. Belov
    A. Yu. Malyshev
    A. A. Petrov
    V. G. Petrov
    Instruments and Experimental Techniques, 2010, 53 : 204 - 208
  • [44] An auto-incrementing nanosecond delay circuit
    Jang, H. U.
    Blieck, J.
    Veshapidze, G.
    Trachy, M. L.
    DePaola, B. D.
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2007, 78 (09):
  • [45] A PULSE FORMER WITH CONTROLLED DELAY IN THE NANOSECOND RANGE
    BASILADZE, SG
    SHA, NC
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1981, 24 (02) : 435 - 439
  • [46] A photonic recirculating delay line for analog-to-digital conversion and other applicatons
    Zmuda, Henry
    Fanto, Michael
    McEwen, Thomas
    Pawloski, Jared
    Norelli, Kristina
    ENABLING PHOTONICS TECHNOLOGIES FOR DEFENSE, SECURITY, AND AEROSPACE APPLICATIONS IV, 2008, 6975
  • [47] Vernier parallel delay-line based time-to-digital converter
    Chi-Tung Ko
    Kong-Pang Pun
    Andreas Gothenberg
    Analog Integrated Circuits and Signal Processing, 2012, 71 : 151 - 153
  • [48] MEASURING DELAY OF SUB-NANOSECOND CIRCUITS
    FARBER, AS
    DECILLO, JJ
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (04): : 560 - &
  • [49] A rail-to-rail delay line for time analog-to-digital converters
    Keskin, Mustafa
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 461 - 464
  • [50] Time-to-digital-converter based on multiple-tapped-delay-line
    Chaberski, Dariusz
    MEASUREMENT, 2016, 89 : 87 - 96