Efficient parallel VLSI architecture for matrix multiplication like algorithms

被引:0
|
作者
Lafage, Anne
Jutand, Francis
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [1] VLSI architecture for sparse matrix multiplication
    Brown, CI
    Yates, RB
    ELECTRONICS LETTERS, 1996, 32 (10) : 891 - 893
  • [2] Analysis of parallel matrix multiplication algorithms
    Liu, WL
    Gu, YL
    DCABES 2004, PROCEEDINGS, VOLS, 1 AND 2, 2004, : 354 - 357
  • [4] An efficient parallel VLSI sorting architecture
    Zhang, YJ
    Zheng, SQ
    VLSI DESIGN, 2000, 11 (02) : 137 - 147
  • [5] MATRIX VECTOR MULTIPLICATION - PARALLEL ALGORITHMS AND ARCHITECTURES
    CODENOTTI, B
    PUGLISI, C
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1988, 16 (12) : 1057 - 1063
  • [6] Parallel matrix multiplication algorithms on hypercube multiprocessors
    Lee, PZ
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (03): : 391 - 406
  • [7] Comparison of some parallel matrix multiplication algorithms
    Tasic, JF
    Zajc, M
    Kosir, A
    MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 155 - 158
  • [8] A flexible class of parallel matrix multiplication algorithms
    Gunnels, J
    Lin, C
    Morrow, G
    van de Geijn, R
    FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 110 - 116
  • [9] SpArch: Efficient Architecture for Sparse Matrix Multiplication
    Zhang, Zhekai
    Wang, Hanrui
    Han, Song
    Dally, William J.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2020), 2020, : 261 - 274
  • [10] ENERGY EFFICIENT ARCHITECTURE FOR MATRIX MULTIPLICATION ON FPGAS
    Matam, Kiran Kumar
    Hoang Le
    Prasanna, Viktor K.
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,