CMOS VS NMOS IN DYNAMIC RAM DESIGN.

被引:0
|
作者
Madland, Paul
Schutz, Joseph
Green, Richard
Kung, Roger
机构
来源
New Electronics | 1984年 / 17卷 / 04期
关键词
DATA STORAGE; DIGITAL - Random Access;
D O I
暂无
中图分类号
学科分类号
摘要
CMOS technology has proved to be a viable alternative to NMOS for use in dynamic RAMs. The paper discusses several benefits of this technology, including superior refresh characteristics, more capacitance, advantages in basic clock generation, and the use of static buffers.
引用
收藏
页码:41 / 42
相关论文
共 8 条
  • [1] SOFT ERROR IN MOS DYNAMIC RAM.
    Yoshihara, Tsutomu
    Takano, Satoshi
    Nakano, Takao
    Electronics & communications in Japan, 1981, 64 (08): : 87 - 93
  • [2] ARRAY ARRANGEMENT AND LAYOUT OF TAPER-ISOLATED DYNAMIC GAIN RAM CELL.
    Chao, H.H.
    IBM technical disclosure bulletin, 1983, 25 (12): : 6387 - 6390
  • [3] TECHNOLOGY OF 4-MBIT DYNAMIC RAM.
    Ito, Kazuya
    Shimizu, Shinji
    Shimohigashi, Katsuhiro
    Hitachi Review, 1987, 36 (05): : 297 - 302
  • [4] Performance and design of CMOS-DRAM
    Wang, Songmei
    Xu, Jiasheng
    Ching Hua Ta Hsueh Hsueh Pao/ Journal of Ching Hua University, 1988, 28 (01): : 10 - 17
  • [5] SENSE AMPLIFIER DESIGN IS KEY TO 1 TRANSISTOR CELL IN 4,096-BIT RAM
    KUO, C
    KITAGAWA, N
    WARD, E
    DRAYER, P
    ELECTRONICS, 1973, 46 (19): : 116 - 121
  • [7] A FAST 8KX8 CMOS SRAM WITH INTERNAL POWER DOWN DESIGN TECHNIQUES
    SOOD, LC
    GOLAB, JS
    SALTER, J
    LEISS, JE
    BARNES, JJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 941 - 950
  • [8] MASTER SLICE DESIGN CONCEPT BASED ON MASTER CELLS IN ESFI-SOS-CMOS TECHNOLOGY.
    Gonauser, Ernst
    Herbst, Hartmut
    Siemens Forschungs- und Entwicklungsberichte/Siemens Research and Development Reports, 1976, 5 (06): : 344 - 349