共 8 条
- [2] ARRAY ARRANGEMENT AND LAYOUT OF TAPER-ISOLATED DYNAMIC GAIN RAM CELL. IBM technical disclosure bulletin, 1983, 25 (12): : 6387 - 6390
- [4] Performance and design of CMOS-DRAM Ching Hua Ta Hsueh Hsueh Pao/ Journal of Ching Hua University, 1988, 28 (01): : 10 - 17
- [5] SENSE AMPLIFIER DESIGN IS KEY TO 1 TRANSISTOR CELL IN 4,096-BIT RAM ELECTRONICS, 1973, 46 (19): : 116 - 121
- [8] MASTER SLICE DESIGN CONCEPT BASED ON MASTER CELLS IN ESFI-SOS-CMOS TECHNOLOGY. Siemens Forschungs- und Entwicklungsberichte/Siemens Research and Development Reports, 1976, 5 (06): : 344 - 349