FPGA-based hash circuit synthesis with evolutionary algorithms

被引：0
作者：
Damiani, Ernesto [1 ]
Liberali, Valentino [2 ]
Tettamanzi, Andrea G. B. [1 ]
机构：
[1] Polo Didattico e di Ricerca di Crema, University of Milan
[2] Department of Electronics, University of Pavia
来源：
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences | 1999年 / E83-A卷 / 09期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1888 / 1896
相关论文
共 50 条
[31]   FPGA-Based Lightweight Hardware Architecture of the PHOTON Hash Function for IoT Edge Devices [J].
Al-Shatari, Mohammed ;
Hussin, Fawnizu Azmadi ;
Abd Aziz, Azrina ;
Witjaksono, Gunawan ;
Xuan-Tu Tran .
IEEE ACCESS, 2020, 8 :207610-207618
[32]   Evolution of Non-Cryptographic Hash Function Pairs for FPGA-Based Network Applications [J].
Dobai, Roland ;
Korenek, Jan .
2015 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (IEEE SSCI), 2015, :1214-1219
[33]   Circuit Synthesis through Combination of Evolutionary and Swarm Algorithms [J].
Reis, Cecilia ;
Machado, J. A. Tenreiro .
PROCEEDINGS OF THE 13TH WSEAS INTERNATIONAL CONFERENCE ON COMPUTERS, 2009, :115-+
[34]   FPGA-based lookup circuit for session-based IP packet classification [J].
Abdelghani, Motasern ;
Sezer, Sakir ;
Garcia, Erni ;
Mu, Jun ;
Toal, Ciaran .
NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, :619-+
[35]   An FPGA-Based PID Controller Design for Chaos Synchronization by Evolutionary Programming [J].
Yau, Her-Terng ;
Pu, Yu-Chi ;
Li, Simon Cimin .
DISCRETE DYNAMICS IN NATURE AND SOCIETY, 2011, 2011
[36]   TOWARDS A UNIQUE FPGA-BASED IDENTIFICATION CIRCUIT USING PROCESS VARIATIONS [J].
Yu, H. ;
Leong, P. H. W. ;
Hinkelmann, H. ;
Moller, L. ;
Glesner, M. ;
Zipf, P. .
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, :397-+
[37]   FPGA-Based Memristor Emulator Circuit for Binary Convolutional Neural Networks [J].
Tolba, Mohammed F. ;
Halawani, Yasmin ;
Saleh, Hani ;
Mohammad, Baker ;
Al-Qutayri, Mahmoud .
IEEE ACCESS, 2020, 8 :117736-117745
[38]   An FPGA-based quantum circuit emulation framework using heisenberg representation [J].
Lee, Y. H. ;
Khalil-Hani, M. ;
Marsono, M. N. .
INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2018, 16 (06)
[39]   An FPGA-based Accelerator for Neighborhood-based Collaborative Filtering Recommendation Algorithms [J].
Ma, Xiang ;
Wang, Chao ;
Yu, Qi ;
Li, Xi ;
Zhou, Xuehai .
2015 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING - CLUSTER 2015, 2015, :494-495
[40]   FPGA-Based Acceleration of LU decomposition for Analog and RF Circuit Simulation [J].
Mahajan, Yogesh ;
Obla, Shashank ;
Namboothiripad, Mini K. ;
Datar, Mandar J. ;
Sharma, Niraj N. ;
Patkar, Sachin B. .
2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, :131-136
12345