VLSI programmable digital filter for video signal processing

被引:0
|
作者
Casagrande, Giulio [1 ]
Chiari, Armando [1 ]
Golla, Carla [1 ]
Miceli, Salvatore [1 ]
机构
[1] SGS-THOMSON Microelectronics, Agrate Brianza, Italy
关键词
Computer architecture - Digital filters - High definition television - Image quality - Microprocessor chips - Multiprocessing programs - PROM - Signal filtering and prediction - Table lookup - Video signal processing;
D O I
暂无
中图分类号
学科分类号
摘要
High speed digital filtering is required in real time video signal processing, as well as high order filters are needed to match television studio signal quality. The hardware complexity involved by such system constraints may be faced by a two-fold approach, concerning both the architecture and the technological aspects of a specific electronics device devoted to the above task. This article deals with a processor especially developed for the purpose of fast digital video signal applications, such as filtering, equalization, interpolation and so on. The nonrecursive transposed F.I.R. (Finite Impulse Response) structure has been selected, which exhibits a linear phase behavior. A novel approach has been developed for the multipliers implementation, by optimizing an EPROM based look-up table storing the products between all video samples and the filter coefficients significant bits, resulting in a programmable system. The Programmable Filter Processor has been designed with a high level of parallelism and pipelining and a 1.2 μm CMOS EPROM, single metal technology has been employed for the integration process of the chip. This has been successfully production-tested for 40 Msamples/s throughput rate, thus both allowing to meet most video filtering applications and demonstrating the potentialities of nonvolatile memory technologies in embedded applications. Moreover multiple devices can be interconnected to yield multiprocessor structures for more demanding performances such as, cascaded or longer filters, input signal precision extension, computation improved accuracy, increased throughput rate, and two-dimensional signal processing.
引用
收藏
页码:219 / 231
相关论文
共 50 条
  • [1] VLSI PROGRAMMABLE DIGITAL-FILTER FOR VIDEO SIGNAL-PROCESSING
    CASAGRANDE, G
    CHIARI, A
    GOLLA, C
    MICELI, S
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (03): : 219 - 231
  • [2] Computation intensive, fully programmable VLSI circuit for on-board digital signal processing
    Bonnot, P
    Lenormand, E
    ECSC-4: 4TH EUROPEAN CONFERENCE ON SATELLITE COMMUNICATIONS, 1997, : 55 - 60
  • [3] ADVANCED VLSI IN DIGITAL SIGNAL-PROCESSING
    ROHR, P
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 1980, 180 (AUG): : 2 - COMP
  • [4] Quantization of VLSI digital signal processing systems
    Gabriel Caffarena
    Olivier Sentieys
    Daniel Menard
    Juan A. López
    David Novo
    EURASIP Journal on Advances in Signal Processing, 2012
  • [5] VLSI distributed digital signal processing network
    McConnell, R.A.
    Yu, C.C.
    Wu, Y.S.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [6] Quantization of VLSI digital signal processing systems
    Caffarena, Gabriel
    Sentieys, Olivier
    Menard, Daniel
    Lopez, Juan A.
    Novo, David
    EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2012,
  • [7] SPECIAL ISSUE ON VLSI FOR VIDEO SIGNAL-PROCESSING
    ACKLAND, B
    NISHITANI, T
    PIRSCH, P
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 377 - 379
  • [8] Digital Signal Processing on a fully programmable platform
    Zahariadis, T
    Pramataris, K
    Voliotis, S
    Zervos, N
    PROCEEDINGS EC-VIP-MC 2003, VOLS 1 AND 2, 2003, : 257 - 263
  • [9] DESIGN OF A HIGH SPEED DIGITAL FILTER LSI FOR VIDEO SIGNAL PROCESSING.
    Abe, Masahide
    Kokubun, Hideki
    Aida, Tahito
    Goto, Katsuyuki
    Nakamura, Masashi
    Kobayashi, Kiichi
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1986, E69 (04): : 254 - 257
  • [10] Advances in programmable pulse based mixed-signal processing VLSI
    Papathanasiou, K
    Hamilton, A
    1997 2ND IEEE-CAS REGION 8 WORKSHOP ON ANALOG AND MIXED IC DESIGN, PROCEEDINGS, 1997, : 106 - 110