Hardware-software multi-level partitioning for distributed embedded multiprocessor systems

被引:0
|
作者
Lee, Trong-Yen [1 ]
Hsiung, Pao-Ann [1 ]
Chen, Sao-Jie [1 ]
机构
[1] Natl Taiwan Univ, Taipei, Taiwan
关键词
Algorithms - Computer hardware - Distributed computer systems - Embedded systems - Heuristic methods - Hierarchical systems - Program processors;
D O I
暂无
中图分类号
学科分类号
摘要
A novel Multi-Level Partitioning (MLP) technique taking into account real-world constraints for hardware-software partitioning in Distributed Embedded Multiprocessor Systems (DEMS) is proposed. This MLP algorithm uses a gradient metric based on hardware-software cost and performance as the core metric for selection of optimal partitions and consists of three nested levels. The innermost level is a simple binary search that allows quick evaluations of a large number of possible partitions. The middle level iterates over different possible allocations of processors (that execute software) to subsystems. The outermost level iterates over the number of processors and the hardware cost range. Heuristics are applied to each level to avoid the expensive exhaustive search. The application of MLP as a recently purposed Distributed Embedded System Codesign (DESC) methodology shows its feasibility. Comparisons between real-world examples partitioned using MLP and using other existing techniques demonstrate contrasting strengths of MLP. Sharing, clustering, and hierarchical system model are some important features of MLP, which contribute towards producing more optimal partition results.
引用
收藏
页码:614 / 626
相关论文
共 50 条
  • [31] The Application of Genetic Algorithm in Embedded System Hardware-software Partitioning
    Zheng, Shijue
    Zhang, Yan
    He, Tingting
    ICECT: 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC COMPUTER TECHNOLOGY, PROCEEDINGS, 2009, : 219 - +
  • [32] MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems
    Dick, RP
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) : 920 - 935
  • [33] Multi-level risk classification of distributed embedded software failures for autonomous systems
    Gomola, Alojz
    Kristensen, Susanna Dybwad
    Utne, Ingrid Bouwer
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART O-JOURNAL OF RISK AND RELIABILITY, 2025,
  • [34] A tool for partitioning and pipelined scheduling of hardware-software systems
    Chatha, KS
    Vemuri, R
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 145 - 151
  • [35] HARDWARE-SOFTWARE CO-DESIGN OF EMBEDDED SYSTEMS
    WOLF, WH
    PROCEEDINGS OF THE IEEE, 1994, 82 (07) : 967 - 989
  • [36] Hardware-Software Partitioning of Soft Multi-Core Cyber-Physical Systems
    Babjak, Benjamin
    Volgyesi, Peter
    Ledeczi, Akos
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS CONTEL 2015, 2015,
  • [37] Loop pipelining in hardware-software partitioning
    Jeon, J
    Choi, K
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 361 - 366
  • [38] HARDWARE-SOFTWARE RELATIONSHIPS IN DISTRIBUTED COMPUTER-SYSTEMS
    JENSEN, ED
    LECTURE NOTES IN COMPUTER SCIENCE, 1981, 105 : 413 - 420
  • [39] Genetic algorithms in hardware-software partitioning
    Purnaprajna, M
    Reformat, M
    Pedrycz, W
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 123 - 129
  • [40] Embedded software verification in hardware-software codesign
    Hsiung, PA
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (15) : 1435 - 1450