Hardware-software multi-level partitioning for distributed embedded multiprocessor systems

被引:0
|
作者
Lee, Trong-Yen [1 ]
Hsiung, Pao-Ann [1 ]
Chen, Sao-Jie [1 ]
机构
[1] Natl Taiwan Univ, Taipei, Taiwan
关键词
Algorithms - Computer hardware - Distributed computer systems - Embedded systems - Heuristic methods - Hierarchical systems - Program processors;
D O I
暂无
中图分类号
学科分类号
摘要
A novel Multi-Level Partitioning (MLP) technique taking into account real-world constraints for hardware-software partitioning in Distributed Embedded Multiprocessor Systems (DEMS) is proposed. This MLP algorithm uses a gradient metric based on hardware-software cost and performance as the core metric for selection of optimal partitions and consists of three nested levels. The innermost level is a simple binary search that allows quick evaluations of a large number of possible partitions. The middle level iterates over different possible allocations of processors (that execute software) to subsystems. The outermost level iterates over the number of processors and the hardware cost range. Heuristics are applied to each level to avoid the expensive exhaustive search. The application of MLP as a recently purposed Distributed Embedded System Codesign (DESC) methodology shows its feasibility. Comparisons between real-world examples partitioned using MLP and using other existing techniques demonstrate contrasting strengths of MLP. Sharing, clustering, and hierarchical system model are some important features of MLP, which contribute towards producing more optimal partition results.
引用
收藏
页码:614 / 626
相关论文
共 50 条
  • [21] Multi-objective hardware-software partitioning of embedded systems: A case study of JPEG encoder
    Nath, Pankaj Kumar
    Datta, Dilip
    APPLIED SOFT COMPUTING, 2014, 15 : 30 - 41
  • [22] High-level design of embedded hardware-software systems
    Dolinsky, M
    ADVANCES IN ENGINEERING SOFTWARE, 2000, 31 (03) : 197 - 201
  • [23] High-level design of embedded hardware-software systems
    Dolinsky, MS
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1997, (05): : 63 - 70
  • [24] Hardware-software codesign of embedded systems
    Coelho, CJN
    da Silva, DC
    Fernandes, AO
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 2 - 8
  • [25] HARDWARE-SOFTWARE CODESIGN OF EMBEDDED SYSTEMS
    CHIODO, M
    GIUSTO, P
    JURECSKA, A
    HSIEH, HC
    SANGIOVANNIVINCENTELLI, A
    LAVAGNO, L
    IEEE MICRO, 1994, 14 (04) : 26 - 36
  • [26] MULTIPROCESSOR EMBEDDED SYSTEM DESIGN: A COURSE WITH HARDWARE-SOFTWARE INTEGRATION
    Farook, Omer
    Sekhar, Chandra R.
    Agrawal, Jai. P.
    Ahmed, Ashfaq
    2012 ASEE ANNUAL CONFERENCE, 2012,
  • [27] COHRA: Hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems
    Dave, BP
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (10) : 900 - 919
  • [28] Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems
    Harkin, J
    McGinnity, TM
    Maguire, LP
    MICROPROCESSORS AND MICROSYSTEMS, 2001, 25 (05) : 263 - 274
  • [29] COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems
    Dave, BP
    Lakshminarayana, G
    Jha, NK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 92 - 104
  • [30] SPECIFICATION AND DESIGN OF EMBEDDED HARDWARE-SOFTWARE SYSTEMS
    GAJSKI, DD
    VAHID, F
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (01): : 53 - 67