Ultra-thin oxynitride gate dielectrics for 0.18 μm CMOS and beyond

被引：0
|
作者：
Takayanagi, Mariko [1 ]
Toyoshima, Yoshiaki [1 ]
机构：
[1] Toshiba Corp, Yokohama, Japan
来源：
International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Negative bias temperature instability of pMOSFETs with ultra-thin SiON gate dielectrics
    Tsujikawa, S
    Mine, T
    Watanabe, K
    Shimamoto, Y
    Tsuchiya, R
    Ohnishi, K
    Onai, T
    Yugami, J
    Kimura, S
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 183 - 188
  • [32] Voltage acceleration of time-dependent breakdown of ultra-thin gate dielectrics
    Pompl, T
    Röhner, M
    MICROELECTRONICS RELIABILITY, 2005, 45 (12) : 1835 - 1841
  • [33] Performance evaluation of ultra-thin gate-oxide CMOS circuits
    Marras, A
    De Munari, I
    Vescovi, D
    Ciampolini, P
    SOLID-STATE ELECTRONICS, 2004, 48 (04) : 551 - 559
  • [34] Hot-carrier reliability of ultra-thin gate oxide CMOS
    Momose, HS
    Nakamura, S
    Ohguro, T
    Yoshitomi, T
    Morifuji, E
    Morimoto, T
    Katsumata, Y
    Iwai, H
    SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2035 - 2044
  • [35] A 0.18 mu m CMOS process using nitrogen profile-engineered gate dielectrics
    Grider, DT
    Hattangady, SV
    Kraft, R
    Nicollian, PE
    Kuehne, J
    Brown, G
    Aur, S
    Eklund, RH
    Pas, MF
    Hunter, WR
    Douglas, M
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 47 - 48
  • [36] Ultra-thin polymer gate dielectrics for top-gate polymer field-effect transistors
    Noh, Yong-Young
    Sirringhaus, Henning
    ORGANIC ELECTRONICS, 2009, 10 (01) : 174 - 180
  • [37] Materials and processing issues in the development of N2O/NO-based ultra thin oxynitride gate dielectrics for CMOS ULSI applications
    Kim, BY
    Wristers, D
    Kwong, DL
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 188 - 200
  • [38] New findings NBTI in partially depleted SOI transistors with ultra-thin gate dielectrics
    Zhang, J
    Marathe, A
    Taylor, K
    Zhao, E
    En, B
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 687 - 688
  • [39] Enabling single-wafer process technologies for reliable ultra-thin gate dielectrics
    Miner, G
    Xing, GC
    Joo, HS
    Sanchez, E
    Yokota, Y
    Chen, CL
    Lopes, D
    Balakrishna, A
    ADVANCES IN RAPID THERMAL PROCESSING, 1999, 99 (10): : 3 - 14
  • [40] Improved method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics
    Ghibaudo, G.
    Bruyere, S.
    Devoivre, T.
    DeSalvo, B.
    Vincent, E.
    IEEE International Conference on Microelectronic Test Structures, 1999, : 111 - 116
12345