8-bit 150-MHz CMOS A/D converter

被引：0
作者：
Wang, Yun-Ti [1 ]
Razavi, Behzad [1 ]
机构：
[1] Univ of California, Los Angeles, United States
来源：
Proceedings of the Custom Integrated Circuits Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：117 / 120
相关论文
共 50 条
[21]   8-BIT MICROPOWER ALGORITHMIC A/D CONVERTER [J].
VALENCIC, V ;
DEVAL, P ;
KRUMMENACHER, F .
ELECTRONICS LETTERS, 1987, 23 (18) :932-933
[22]   A 25-MS/S 8-BIT CMOS A/D CONVERTER FOR EMBEDDED APPLICATION [J].
PELGROM, MJM ;
VONRENS, ACJ ;
VERTREGT, M ;
DIJKSTRA, MB .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) :879-886
[23]   A HIGH-PERFORMANCE CMOS COMPATIBLE 8-BIT CURRENT SCALING D/A CONVERTER [J].
SINGOR, HW ;
ANDRE, C ;
SALAMA, CAT .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (02) :169-174
[24]   8-BIT VIDEO D/A UPDATES AT 385 MHZ [J].
SPADARO, JJ .
ELECTRONIC PRODUCTS MAGAZINE, 1986, 29 (02) :29-&
[25]   A 165 MS/s 8-bit CMOS A/D converter with background offset cancellation [J].
Feygin, G ;
Nagaraj, K ;
Chattopadhyay, R ;
Herrera, R ;
Papantonopoulos, I ;
Martin, D ;
Wu, P ;
Pavan, S .
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, :153-156
[26]   HIGH-SPEED CMOS 8-BIT FLASH A/D CONVERTER IC. [J].
Ogawara, Takeshi ;
Yukawa, Akira ;
Sugawara, Mitsutoshi ;
Watanabe, Tokujiro ;
Kunimasa, Kazuo ;
Yamazaki, Takashi .
NEC Research and Development, 1985, (78) :91-96
[27]   A CMOS 8-bit two-step A/D converter with low power consumption [J].
Li, XJ ;
Yang, YT ;
Zhu, ZM .
PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, :44-47
[28]   An 8-bit 100-MHz CMOS linear interpolation DAC [J].
Zhou, YJ ;
Yuan, JR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) :1758-1761
[29]   A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS [J].
HATAMIAN, M ;
CASH, GL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) :505-513
[30]   8-bit semi-flash A/D converter [J].
Dimitrov, D. P. ;
Vasileva, T. K. .
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, :171-+
12345