Area-efficient multipliers for digital signal processing applications

被引：0
|
作者：
Analog Devices Inc, Wilmington, United States [1 ]
机构：
来源：
IEEE Trans Circuits Syst II Analog Digital Signal Process | / 2卷 / 90-95期
关键词：
Number:; -; Acronym:; NSERC; Sponsor: Natural Sciences and Engineering Research Council of Canada;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A generalized methodology for lower-error area-efficient fixed-width multipliers
    Van, LD
    Lee, SH
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 65 - 68
  • [22] Analysis of FXP Adders and Multipliers for Speed- and Area-Efficient LNS Arithmetic Unit
    Ismail, Rizalafande Che
    Naziri, Siti Zarina Md
    Murad, Sohiful Anuar Zainol
    Coleman, J. N.
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 238 - 243
  • [23] Area-efficient memory-based architecture for FFT processing
    Moon, SC
    Park, IC
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 101 - 104
  • [24] An area-efficient FFT architecture for OFDM digital video broadcasting
    Jiang, Richard A.
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2007, 53 (04) : 1322 - 1326
  • [25] Area-efficient digital baseband module for Bluetooth wireless communications
    Shin, MC
    Park, SI
    Lee, SW
    Kang, SH
    Park, IC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 729 - 732
  • [26] Energy Efficient Digital Signal Processing
    Kuschnerov, Maxim
    Bex, Thomas
    Kainzmaier, Peter
    2014 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2014,
  • [27] AREA-EFFICIENT ARCHITECTURES FOR THE VITERBI ALGORITHM .2. APPLICATIONS
    SHUNG, CB
    LIN, HD
    CYPHER, R
    SIEGEL, PH
    THAPAR, HK
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (05) : 802 - 807
  • [28] Energy Efficient Digital Signal Processing
    Magotra, Neeraj
    Larimer, Jim
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1053 - 1056
  • [29] Implementation of area-efficient AES using FPGA for IOT applications
    Sreekanth, Muttuluru
    Jeyachitra, R. K.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2022, 15 (04) : 354 - 362
  • [30] AN AREA-EFFICIENT MEDIAN FILTERING IC FOR IMAGE VIDEO APPLICATIONS
    HSIEH, PW
    TSAI, JM
    LEE, CY
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) : 504 - 509
12345