共 50 条
- [21] Balanced cache: Reducing conflict misses of direct-mapped caches through programmable decoders 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHTIECTURE, PROCEEDINGS, 2006, : 155 - 166
- [22] Hardware identification of cache conflict misses 32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, : 126 - 135
- [23] Modeling Cache Coherence Misses on Multicores 2014 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2014, : 96 - 105
- [30] Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order THIRTIETH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1997, : 34 - 43