Low-power CMOS and BiCMOS circuits for analog convolutional decoders

被引：0
|
作者：
Demosthenous, Andreas [1 ]
Taylor, John [1 ]
机构：
[1] Department of Electronic and Electrical Engineering, University College London, Torrington Place, London WC1E 7JE, United Kingdom
来源：
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing | 1999年 / 46卷 / 08期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1077 / 1080
相关论文
共 50 条
  • [31] Low-power configurable and generic shift register hardware realisations for convolutional encoders and decoders
    Dubois, M.
    Savaria, Y.
    Haccoun, D.
    Belanger, N.
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (03): : 207 - 213
  • [32] Compact Modeling of Power Devices Embedded in Advanced Low-Power CMOS Circuits
    Hirano, Y.
    Kikuchihara, H.
    Iizuka, T.
    Miura-Mattausch, M.
    Mattausch, H. J.
    Itoh, A.
    2016 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2016, : 209 - 212
  • [33] Design of accurate analog circuits for low voltage low power CMOS systems
    Falconi, C
    D'Amico, A
    Faccio, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 429 - 432
  • [34] Fully-Depleted SOI CMOS Technology for Low-Voltage Low-Power Mixed Digital/Analog/Microwave Circuits
    D. Flandre
    J. P. Colinge
    J. Chen
    D. De Ceuster
    J. P. Eggermont
    L. Ferreira
    B. Gentinne
    P. G. A. Jespers
    A. Viviani
    R. Gillon
    J. P. Raskin
    A. Vander Vorst
    D. Vanhoenacker-Janvier
    F. Silveira
    Analog Integrated Circuits and Signal Processing, 1999, 21 : 213 - 228
  • [35] Fully-depleted SOI CMOS technology for low-voltage low-power mixed digital/analog/microwave circuits
    Microelectronics Laboratory, Univ. Catholique de Louvain, Place du Levant 3, 1348 Louvain-la-Neuve, Belgium
    不详
    不详
    Analog Integr Circuits Signal Process, 3 (213-228):
  • [36] Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators
    Lee, H
    Mok, PKT
    Leung, KN
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (09) : 563 - 567
  • [37] Ultra low-power analog morlet wavelet filter in 0.18 μm BiCMOS technology
    Haddad, SAP
    Karel, JMH
    Peeters, RLM
    Westra, RL
    Serdijn, WA
    ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 323 - 326
  • [38] High-speed and low-power ECL circuits design based on BiCMOS technology
    Wisetphanichkij, S
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
  • [39] Low-power CMOS implantable nerve signal analog processing circuit
    Harb, A
    Sawan, M
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 911 - 914
  • [40] A low-power cryogenic analog to digital converter in standard CMOS technology
    Zhao, Hongliang
    Liu, Xinghui
    CRYOGENICS, 2013, 55-56 : 79 - 83
12345