ACCELERATORS BREAK BOTTLENECKS IN LOGIC AND FAULT SIMULATION.
被引:0
作者:
Bloom, Michael
论文数: 0引用数: 0
h-index: 0
机构:
Computer Design, Littleton, MA, USA, Computer Design, Littleton, MA, USAComputer Design, Littleton, MA, USA, Computer Design, Littleton, MA, USA
Bloom, Michael
[1
]
机构:
[1] Computer Design, Littleton, MA, USA, Computer Design, Littleton, MA, USA
来源:
Electronic Systems Technology and Design/Computer Design's
|
1986年
/
25卷
/
10期
关键词:
COMPUTERS;
DIGITAL - Special Purpose Application - ELECTRONIC CIRCUITS;
DIGITAL;
-;
Testing;
D O I:
暂无
中图分类号:
学科分类号:
摘要:
Software acceleration takes two complementary approaches: the use of highly efficient algorithms and any parallelism inherent in the simulation problem. Hardware solutions, on the other hand, are applied to accelerate every part of the design cycle or only a portion of it, such as logic simulation, fault simulation or physical layout. These hardware solutions are often referred to as global and point acceleration. This article discusses the methods and the techniques of global accelerators that boost the processing power of the design system by adding a floating-point processor, a parallel or pipelined processor, or a mainframe-like supercomputer. Point accelerators that use microcoded or hard-wired algorithms to perform specific design tasks are also discussed.