Analysis of topologies of massively parallel processing architecture

被引：0
|
作者：
Chen, Yong
Liu, Xinsong
Su, Sen
机构：
来源：
Dianzi Keji Daxue Xuebao/Journal of University of Electronic Science and Technology of China | 1994年 / 23卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A FAULT TOLERANT MASSIVELY PARALLEL PROCESSING ARCHITECTURE
    BALASUBRAMANIAN, V
    BANERJEE, P
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1987, 4 (04) : 363 - 383
  • [2] Efficient stream interface topologies for massively-parallel SIMD processing
    Abbo, A. A.
    Choudhary, V. S.
    Kleihorst, R. P.
    Wielage, P.
    Sevat, L.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 158 - +
  • [3] Massively parallel heterogeneous VLSI architecture for MSIMD processing
    Nudd, G.R.
    Kerbyson, D.J.
    Atherton, T.J.
    Francis, N.D.
    Packwood, R.A.
    Vaudin, G.J.B.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [4] A RISC CENTRAL PROCESSING UNIT FOR A MASSIVELY PARALLEL ARCHITECTURE
    CAPPELLO, F
    BECHENNEC, JL
    ETIEMBLE, D
    MICROPROCESSING AND MICROPROGRAMMING, 1990, 30 (1-5): : 33 - 39
  • [5] Massively parallel processing
    1600, (13):
  • [6] Architecture-template for massively parallel statistical image processing models
    Stilkerich, Stephan C.
    REAL-TIME IMAGE PROCESSING 2008, 2008, 6811
  • [7] A Massively Parallel Architecture for Bioinformatics
    Pfeiffer, Gerd
    Baumgart, Stefan
    Schroeder, Jan
    Schimmler, Manfred
    COMPUTATIONAL SCIENCE - ICCS 2009, PART I, 2009, 5544 : 994 - +
  • [8] Optimizing ultra high-resolution video processing on mobile architecture with massively parallel processing
    Shin W.
    Baek N.
    IEIE Transactions on Smart Processing and Computing, 2021, 10 (02): : 84 - 89
  • [9] A novel architecture for a massively parallel low level vision processing engine on chip
    Tomasi, Matteo
    Vanegas, Mauricio
    Barranco, Francisco
    Diaz, Javier
    Ros, Eduardo
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 3033 - 3039
  • [10] Massively Parallel Big Data Classification on a Programmable Processing In-Memory Architecture
    Kim, Yeseong
    Imani, Mohsen
    Gupta, Saransh
    Zhou, Minxuan
    Rosing, Tajana S.
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
12345