Application driven evaluation of network on chip architectures forcation parallel signal processing

被引：0
|
作者：
Neeb, C. [1 ]
Thul, M.J. [1 ]
Wehn, N. [1 ]
机构：
[1] University of Kaiserslautern, Germany
来源：
Advances in Radio Science | 2004年 / 2卷
关键词：
D O I：
10.5194/ars-2-181-2004
中图分类号：
学科分类号：
摘要：
9
引用
收藏
页码：181 / 186
相关论文
共 50 条
  • [31] Processing while routing: a network-on-chip-based parallel system
    Fernandes, S. R.
    Oliveira, B. C.
    Costa, M.
    Silva, I. S.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (05): : 525 - 538
  • [32] Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip
    Yang, Yoon Seok
    Bahn, Jun Ho
    Lee, Seung Eun
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 849 - 854
  • [33] HOMOGENEOUS AND HETEROGENEOUS PARALLEL ARCHITECTURES IN REAL-TIME SIGNAL-PROCESSING AND CONTROL
    TOKHI, MO
    HOSSAIN, MA
    CONTROL ENGINEERING PRACTICE, 1995, 3 (12) : 1675 - 1686
  • [34] Homogeneous and Heterogeneous MPSoC Architectures with Network-On-Chip Connectivity for Low-Power and Real-Time Multimedia Signal Processing
    Saponara, Sergio
    Fanucci, Luca
    VLSI DESIGN, 2012, Hindawi Limited (2012)
  • [35] Contention-aware Application Mapping for Network-on-Chip Communication Architectures
    Chou, Chen-Ling
    Marculescu, Radu
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 164 - 169
  • [36] PARALLEL PROCESSING APPLICATION TO NONLINEAR MICROWAVE NETWORK DESIGN
    SOBHY, MI
    ELSAWY, YAR
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1989, 37 (12) : 2067 - 2073
  • [37] Genetic programming techniques that evolve recurrent neural network architectures for signal processing
    EsparciaAlcazar, AI
    Sharman, KC
    NEURAL NETWORKS FOR SIGNAL PROCESSING VI, 1996, : 139 - 148
  • [38] Application mapping algorithms for mesh-based network-on-chip architectures
    Suleyman Tosun
    Ozcan Ozturk
    Erencan Ozkan
    Meltem Ozen
    The Journal of Supercomputing, 2015, 71 : 995 - 1017
  • [39] Automated techniques for synthesis of application-specific network-on-chip architectures
    Chatha, Karam S.
    Srinivasan, Krishnan
    Konjevod, Goran
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1425 - 1438
  • [40] Guest Editorial: Advances in Parallel Graph Processing: Algorithms, Architectures, and Application Frameworks
    Kalyanaraman, Ananth
    Halappanavar, Mahantesh
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (03): : 188 - 189
12345