Application driven evaluation of network on chip architectures forcation parallel signal processing

被引：0
|
作者：
Neeb, C. [1 ]
Thul, M.J. [1 ]
Wehn, N. [1 ]
机构：
[1] University of Kaiserslautern, Germany
来源：
Advances in Radio Science | 2004年 / 2卷
关键词：
D O I：
10.5194/ars-2-181-2004
中图分类号：
学科分类号：
摘要：
9
引用
收藏
页码：181 / 186
相关论文
共 50 条
  • [1] CHIP ARCHITECTURES FOR PARALLEL PROCESSING
    DETTMER, R
    ELECTRONICS AND POWER, 1985, 31 (03): : 227 - 231
  • [2] Network on chip for parallel DSP architectures
    Jing, YL
    Fan, XY
    Gao, DY
    Hu, J
    EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2005, 3820 : 265 - 274
  • [3] Application driven routing for mesh based Network-on-Chip architectures
    Gogoi, Ankur
    Ghoshal, Bibhas
    Sachan, Akash
    Kumar, Rakesh
    Manna, Kanchan
    INTEGRATION-THE VLSI JOURNAL, 2022, 84 : 26 - 36
  • [4] PARALLEL PROCESSING ARCHITECTURES FOR ADVANCED SIGNAL-PROCESSING
    JAIN, VK
    WILLS, JM
    WADEKAR, SA
    MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (09) : 471 - 479
  • [5] Parallel Processing in Network Processor Architectures
    Hagenau, Rainer
    Doering, Andreas C.
    IT-INFORMATION TECHNOLOGY, 2005, 47 (03): : 123 - 131
  • [6] Evaluating On-Chip Interconnection Architectures for Parallel Processing
    Freitas, Henrique C.
    Navaux, Philippe O. A.
    CSE 2008: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2008, : 188 - 193
  • [7] Performance Evaluation of Network on Chip Architectures
    Gehlot, Pratiksha
    Chouhan, Shailesh Singh
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 124 - 127
  • [8] MAPPING SIGNAL-PROCESSING ALGORITHMS ON PARALLEL ARCHITECTURES
    SAMMUR, NM
    HAGAN, MT
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 8 (02) : 180 - 185
  • [9] Evaluation of Performance Optimal Tree Based Application Specific Network on Chip Architectures
    Yalamanchili, Kishore
    Pasalapudi, Aditya
    Dargar, Apurva
    Mehrotra, Saransh
    Ved, Harshal
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 620 - +
  • [10] Implementation and evaluation of on-chip network architectures
    Gratz, Paul
    Kim, Changkyu
    McDonald, Rober
    Keckler, Stephen W.
    Burger, Doug
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 477 - +
12345