Programmable logic: To HDL or not to HDL?

被引：0
|
作者：
Maniwa, Tets
机构：
来源：
Electronic Design | 2002年 / 50卷 / 27期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Computer hardware description languages
引用
收藏
页码：43 / 46
相关论文
共 50 条
  • [31] LDL and HDL Subfractions, Dysfunctional HDL: Treatment Options
    Garcia-Rios, Antonio
    Nikolic, Dragana
    Perez-Martinez, Pablo
    Lopez-Miranda, Jose
    Rizzo, Manfredi
    Hoogeveen, Ron C.
    CURRENT PHARMACEUTICAL DESIGN, 2014, 20 (40) : 6249 - 6255
  • [32] HDL subpopulation distribution in familial HDL deficiency states
    Asztalos, BF
    Schaefer, EJ
    ARTERIOSCLEROSIS THROMBOSIS AND VASCULAR BIOLOGY, 2006, 26 (05) : E63 - E63
  • [33] RELATIONSHIPS BETWEEN DISCOIDAL HEPATIC HDL AND PLASMA HDL2 AND HDL3
    BABIAK, J
    PARKS, JS
    JOHNSON, FL
    RUDEL, LL
    CIRCULATION, 1985, 72 (04) : 365 - 365
  • [34] THE EFFECT OF EXERCISE ON HDL CHOLESTEROL AND HDL APOPROTEIN-A
    JAEGER, AL
    MUCKLE, TJ
    MACDOUGALL, JD
    MEDICINE AND SCIENCE IN SPORTS AND EXERCISE, 1983, 15 (02): : 184 - 184
  • [35] HDL and immunomodulation: an emerging role of HDL against atherosclerosis
    Yu, Bi-lian
    Wang, Shu-hui
    Peng, Dao-quan
    Zhao, Shui-ping
    IMMUNOLOGY AND CELL BIOLOGY, 2010, 88 (03): : 285 - 290
  • [36] Evaluation of HDL subclasses using the Lipoprint® HDL system
    Morais, J.
    Muniz, N.
    Di Guida, O.
    CLINICAL CHEMISTRY, 2006, 52 (06) : A118 - A118
  • [37] HDL cholesterol concentration or HDL function: which matters?
    Barter, Philip J.
    Rye, Kerry-Anne
    EUROPEAN HEART JOURNAL, 2017, 38 (32) : 2487 - 2489
  • [38] Design automation of invertible logic circuit from a standard hdl description
    Kato, Makoto
    Onizawa, Naoya
    Hanyu, Takahiro
    1600, College Publications (08): : 1311 - 1333
  • [39] DESIGN AUTOMATION OF INVERTIBLE LOGIC CIRCUIT FROM A STANDARD HDL DESCRIPTION
    Kato, Makoto
    Onizawa, Naoya
    Hanyu, Takahiro
    JOURNAL OF APPLIED LOGICS-IFCOLOG JOURNAL OF LOGICS AND THEIR APPLICATIONS, 2021, 8 (05): : 1311 - 1333
  • [40] Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic
    Wille, Robert
    Soeken, Mathias
    Schoenborn, Eleonora
    Drechsler, Rolf
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 213 - 218
12345