共 50 条
- [1] WIDE RANGE DIGITAL FREQUENCY MULTIPLIER. AEU-Archiv fur Elektronik und Ubertragungstechnik, 1977, 31 (06): : 258 - 260
- [2] High precision programmable adaptive digital frequency multiplier. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 385 - 388
- [3] A 1.0μm CMOS all-digital clock multiplier. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 460 - 462
- [6] Design of a digital CDMA receiver ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 587 - 588
- [7] Design of wideband digital receiver 2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 794 - 797
- [8] VLSI-ORIENTED DIGITAL SIGNAL PROCESSOR BASED ON PULSE-TRAIN RESIDUE ARITHMETIC CIRCUIT WITH A MULTIPLIER. Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1985, E68 (01): : 14 - 21
- [10] Design of a conversion electron Mossbauer spectrometer based on an electron multiplier. Evaluation of the mean-escape-depth of the detected signals HYPERFINE INTERACTIONS, 2010, 195 (1-3): : 141 - 147