High speed wavefront processor for adaptive optics system - pipeline multiple SIMD architecture

被引:0
|
作者
Natl Univ of Defense Technology, Changsha, China [1 ]
机构
来源
Tien Tzu Hsueh Pao | / 3卷 / 100-102期
关键词
Parallel processing systems - Pipeline processing systems - Wavefronts;
D O I
暂无
中图分类号
学科分类号
摘要
The data processor that performs the wavefront reconstruction is one of the three components of a discrete adaptive optics (AO) system. It must satisfy the processing needs in AO system in real time. On the basis of decomposition of wavefront reconstruction algorithm in which the concurrency is embedded, a pipeline multiple SIMD (PMSTMD) parallel processing architecture is proposed. The hardware simulation experiment shows that the processor based on the PMSIMD architecture is capable of processing video images of 128×128 pixels at 850 frames per second and the time delay is less than 1/4 frame period.
引用
收藏
相关论文
共 50 条
  • [21] Reconfigurable Processor Architecture For High Speed Applications
    Iqbal, M. Aqeel
    Awan, Uzma Saeed
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 624 - +
  • [22] On numerical simulation of high-speed CCD/CMOS-based wavefront sensors for adaptive optics
    Konnik, Mikhail V.
    Welsh, James Stuart
    ASTRONOMICAL ADAPTIVE OPTICS SYSTEMS AND APPLICATIONS IV, 2011, 8149
  • [23] A Novel SPGD Algorithm for Wavefront Sensorless Adaptive Optics System
    Li, Jiaxun
    Wen, Lianghua
    Liu, Hankui
    Wei, Guiming
    Cheng, Xiang
    Li, Qing
    Ran, Bing
    IEEE PHOTONICS JOURNAL, 2023, 15 (04):
  • [24] Temporal statistics of residual wavefront variance of an adaptive optics system
    Huang, Jian
    Zhou, Hong
    Yang, Jinsheng
    Liu, Chao
    Xian, Hao
    JOURNAL OF OPTICS, 2019, 21 (12)
  • [25] Adaptive optics system for real-time wavefront correction
    Rukosuev A.L.
    Kudryashov A.V.
    Lylova A.N.
    Samarkin V.V.
    Sheldakova Y.V.
    Atmospheric and Oceanic Optics, 2015, 28 (4) : 381 - 386
  • [26] Application specific adaptive double buffer managed on chip SIMD co-processor architecture
    Kim, CG
    Kim, SD
    PDPTA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-4, 2003, : 1713 - 1719
  • [27] A MULTIPLE FAULT-TOLERANT PROCESSOR NETWORK ARCHITECTURE FOR PIPELINE COMPUTING
    TYSZER, J
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) : 1414 - 1418
  • [28] Design of a processor element for a high performance massively parallel SIMD system
    Beal, D
    Lambrinoudakis, C
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (03): : 365 - 390
  • [29] A Novel Architecture Scheme with Adaptive Pipeline Coupling Technique for DSP Processor Design
    Tang, Zheng
    Xie, Jing
    Mao, Zhigang
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [30] High speed optical feeder-link system using adaptive optics
    Arimoto, Y
    Hayano, Y
    Klaus, W
    FREE-SPACE LASER COMMUNICATION TECHNOLOGIES IX, 1997, 2990 : 142 - 151