Area-efficient analog VLSI architecture for state-parallel viterbi decoding

被引：0
作者：
John Hopkins Univ, Baltimore, United States [1 ]
机构：
来源：
Proc IEEE Int Symp Circuits Syst | / II-432 - II-435期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
7
引用
收藏
相关论文
共 50 条
  • [41] Analog Dynamic Reconfiguration for Area-Efficient Implementation
    Kobayashi, Fuminori
    Higuchi, Shintaro
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [42] An efficient parallel VLSI sorting architecture
    Zhang, YJ
    Zheng, SQ
    VLSI DESIGN, 2000, 11 (02) : 137 - 147
  • [43] Area-efficient syndrome calculation for strong BCH decoding
    Yoo, H.
    Lee, Y.
    Park, I. -C.
    ELECTRONICS LETTERS, 2011, 47 (02) : 107 - +
  • [44] State-parallel MAP module design for turbo decoding of 3GPP
    Choi, GS
    Bae, JH
    Park, HM
    Kim, SW
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (04) : 677 - 685
  • [45] Low-Latency Area-Efficient Decoding Architecture for Shortened Reed-Solomon Codes
    Yoo, Hoyoung
    Lee, Youngjoo
    Park, In-Cheol
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 223 - 226
  • [46] Area-efficient parallel decoder architecture for high rate QC-LDPC codes
    Cui, Zhiqiang
    Wang, Zhongfeng
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5107 - +
  • [47] An Area-efficient Unified Transform Architecture for VVC
    Hao, Zhijian
    Zheng, Qi
    Fan, Yibo
    Xiang, Guoqing
    Zhang, Peng
    Sun, Heming
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2012 - 2016
  • [48] Area-Efficient Prefilter Architecture for a CDMA Receiver
    Kang, Hyeong-Ju
    Lee, Seung Jae
    Yang, Byung-Do
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (04) : 220 - 224
  • [49] Area-efficient architecture for Fast Fourier Transform
    Hidalgo, JA
    López, J
    Argüello, F
    Zapata, EL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (02): : 187 - 193
  • [50] An Area-Efficient Euclid Architecture with Low Latency
    Li, Xiao-Chun
    Mao, Jun-Fa
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 221 - 227
12345