共 50 条
[41]
RTL techniques for optimizing power in system-on-a-chip design
[J].
Computer Design,
1998, 37 (12)
[42]
The μPP ASIC:: Design, methodologies and tools for a pay phone system-on-a-chip based on an ARM core and design reuse
[J].
PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
1999,
:635-638
[43]
Nanometer mixed-signal system-on-a-chip design
[J].
IEEE CIRCUITS & DEVICES,
2002, 18 (04)
:7-17
[44]
System-on-a-chip era requires rethinking design approaches
[J].
COMPUTER DESIGN,
1998, 37 (08)
:94-96
[46]
Issues and strategies for the physical design of system-on-a-chip ASICs
[J].
1600, IBM Corporation (46)
[47]
A system-on-a-chip for pattern recognition -: Architecture and design methodology
[J].
5TH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURES FOR MACHINE PERCEPTION, PROCEEDINGS,
2000,
:155-162
[48]
System-on-a-chip - Preface
[J].
IBM JOURNAL OF RESEARCH AND DEVELOPMENT,
2002, 46 (06)
:647-647
[50]
Architecting voltage islands in core-based System-on-a-Chip designs
[J].
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2004,
:180-185