2-Way VLIW processor architecture for embedded multimedia applications

被引：0
|
作者：
Seoul Natl Univ, Seoul, Korea, Republic of [1 ]
机构：
来源：
IEEE Workshop Signal Process Syst SiPS Des Implement | / 211-220期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
13
引用
收藏
相关论文
共 50 条
  • [1] An 8-way VLIW embedded multimedia processor with advanced cache mechanism
    Hayakawa, F
    Okano, H
    Suga, A
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 213 - 216
  • [2] Compiling multimedia applications on a VLIW architecture
    Sakellariou, R
    Stohr, EA
    OBoyle, MFP
    DSP 97: 1997 13TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2: SPECIAL SESSIONS, 1997, : 1007 - 1010
  • [3] Collaborative multithreading: An open scalable processor architecture for embedded multimedia applications
    Ku, Wei-Chun
    Chou, Shu-Hsuan
    Chu, Jui-Chin
    Kang, Chih-Heng
    Chen, Tien-Fu
    Guo, Jiun-In
    2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, 2006, : 25 - +
  • [4] A VLIW processor with reconfigurable instruction set for embedded applications
    Campi, F
    Toma, M
    Lodi, A
    Cappelli, A
    Canegallo, R
    Guerrieri, R
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 250 - +
  • [5] A VLIW processor with reconfigurable instruction set for embedded applications
    Lodi, A
    Toma, M
    Campi, F
    Cappelli, A
    Canegallo, R
    Guerrieri, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) : 1876 - 1886
  • [6] A 12.8 GOPS/2.1GFLOPS 8-way VLIW embedded processor with advanced multimedia mechanism
    Nakamura, Y
    Okano, H
    Suga, A
    Takahashi, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04): : 529 - 534
  • [7] Low power embedded multimedia processor architecture
    Wen Shuhong
    Cui Huijuan
    Tang Kun
    CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (01): : 123 - 126
  • [8] A multimedia architecture extension for an embedded RISC processor
    Kuroda, I
    Nadehara, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (09) : 2255 - 2260
  • [9] A 2 V 250 MHz VLIW multimedia processor
    Yoshida, T
    Yamada, A
    Holmann, E
    Takata, H
    Mohri, A
    Shimazu, Y
    Nagakimura, K
    Higashitani, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (05) : 651 - 660
  • [10] A 4-way VLIW embedded processor and its companion chip
    Hirose, Y
    Saito, M
    Utsumi, H
    Saruwatari, T
    Suga, A
    Sukemura, T
    Takahashi, H
    Miyake, H
    Takebe, Y
    Kimura, M
    Okano, H
    Tsuji, M
    Satoh, T
    Katayama, T
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 363 - 366
12345