Extended synchronous dataflow for efficient DSP system prototyping

被引:0
|
作者
Seoul Natl Univ, Kwanak-gu, Korea, Republic of [1 ]
机构
关键词
Computational complexity - Data flow analysis - Decoding - Digital signal processing - Graph theory - Rapid prototyping - Scheduling - Three dimensional computer graphics;
D O I
暂无
中图分类号
学科分类号
摘要
Though dataflow graph has been a successful input specification language for DSP system prototyping, lack of support for global states makes it unsuitable to some important applications that need global states for efficient implementation. In this paper, we propose an extension of synchronous dataflow graph to accommodate global states without side effects. Global states are accessed by a special block that piggybacks the state update request on data samples. Such an extension enlarges the domain of application where dataflow representation can be used for rapid system prototyping. Only penalty it incurs is scheduling complexity since the scheduler now considers the control dependency as well as data dependency. We show experimental results with real-life examples such as MPEG-audio decoder and 3D graphics pipeline to present the novelty and usefulness of our approach.
引用
收藏
相关论文
共 50 条
  • [31] Synchronous Dataflow Pattern Matching
    Hamon, Gregoire
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 153 (04) : 37 - 54
  • [32] Expansion of Operations in a Multicore Dataflow DSP
    Ichijo, Kenji
    Deguchi, Sora
    Narita, Akiko
    2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 273 - 274
  • [33] A Dataflow Framework for DSP Algorithm Refinement
    Kim, Youngsoo
    Alexander, Winser E.
    Edmonson, William W.
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 1 - +
  • [34] Energy-Efficient Dataflow Scheduling of CNN Applications for Vector-SIMD DSP
    Kim, Wontae
    Lee, Sangheon
    Yun, Ilwi
    Lee, Chulhee
    Lee, Kyujoong
    Lee, Hyuk-Jae
    IEEE ACCESS, 2022, 10 : 86234 - 86247
  • [35] Parameterized dataflow modeling for DSP systems
    Bhattacharya, B
    Bhattacharyya, SS
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2001, 49 (10) : 2408 - 2421
  • [36] Synchronous dataflow based modeling and implementation of a motion detection and compression system
    Khan, Ahmad Khalil
    Jamal, Habibullah
    Proceedings of the INMIC 2005: 9th International Multitopic Conference - Proceedings, 2005, : 695 - 700
  • [37] Multithreaded simulation for synchronous dataflow graphs
    Hsu, Chia-Jui
    Pino, Jose Luis
    Bhattacharyya, Shuvra S.
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 331 - +
  • [38] THE SYNCHRONOUS DATAFLOW MACHINE - ARCHITECTURE AND PERFORMANCE
    GUNZINGER, A
    MATHIS, S
    GUGGENBUHL, W
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 365 : 85 - 99
  • [39] Optimized software synthesis for synchronous dataflow
    Bhattacharyya, SS
    Murthy, PK
    Lee, EA
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 250 - 262
  • [40] Synchronous dataflow architechture for network processors
    Carlström, J
    Bodén, T
    IEEE MICRO, 2004, 24 (05) : 10 - 18