Extended synchronous dataflow for efficient DSP system prototyping

被引:0
|
作者
Seoul Natl Univ, Kwanak-gu, Korea, Republic of [1 ]
机构
关键词
Computational complexity - Data flow analysis - Decoding - Digital signal processing - Graph theory - Rapid prototyping - Scheduling - Three dimensional computer graphics;
D O I
暂无
中图分类号
学科分类号
摘要
Though dataflow graph has been a successful input specification language for DSP system prototyping, lack of support for global states makes it unsuitable to some important applications that need global states for efficient implementation. In this paper, we propose an extension of synchronous dataflow graph to accommodate global states without side effects. Global states are accessed by a special block that piggybacks the state update request on data samples. Such an extension enlarges the domain of application where dataflow representation can be used for rapid system prototyping. Only penalty it incurs is scheduling complexity since the scheduler now considers the control dependency as well as data dependency. We show experimental results with real-life examples such as MPEG-audio decoder and 3D graphics pipeline to present the novelty and usefulness of our approach.
引用
收藏
相关论文
共 50 条
  • [1] Extended Synchronous Dataflow for Efficient DSP System Prototyping
    Chanik Park
    Jaewoong Jung
    Soonhoi Ha
    Design Automation for Embedded Systems, 2002, 6 : 295 - 322
  • [2] Extended synchronous dataflow for efficient DSP system prototyping
    Park, C
    Jung, J
    Ha, S
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2002, 6 (03) : 295 - 322
  • [3] Extended synchronous dataflow for efficient DSP system prototyping
    Park, CI
    Chung, JW
    Ha, SH
    TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, : 196 - 201
  • [4] Synchronous Dataflow and Visual Programming for Prototyping Robotic Algorithms
    Buck, Sebastian
    Hanten, Richard
    Pech, C. Robert
    Zell, Andreas
    INTELLIGENT AUTONOMOUS SYSTEMS 14, 2017, 531 : 911 - 923
  • [5] Schedule-Extended Synchronous Dataflow Graphs
    Damavandpeyma, Morteza
    Stuijk, Sander
    Basten, Twan
    Geilen, Marc
    Corporaal, Henk
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (10) : 1495 - 1508
  • [6] Scheduling synchronous dataflow graphs for efficient looping
    Bhattacharyya, Shuvra S.
    Lee, Edward A.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 6 (03): : 271 - 288
  • [7] Efficient simulation of critical synchronous dataflow graphs
    Hsu, Chia-Jui
    Ko, Ming-Yung
    Bhattacharyya, Shuvra S.
    Ramasubbu, Suren
    Pino, Jose Luis
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)
  • [8] Efficient Retiming of Unfolded Synchronous Dataflow Graphs
    Zhu, Xue-Yang
    2019 24TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2019), 2019, : 134 - 143
  • [9] Efficient simulation of critical synchronous dataflow graphs
    Hsu, Chia-Jui
    Ramasubbu, Suren
    Ko, Ming-Yung
    Pino, Jose Luis
    Bhattacharyya, Shuvra S.
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 893 - +
  • [10] Efficient hardware controller synthesis for synchronous dataflow graph in system level design
    Jung, H
    Lee, K
    Ha, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (04) : 423 - 428