Area, performance, and yield implications of redundancy in on-chip caches

被引：0
|
作者：
Motorola, Inc, Austin, United States [1 ]
机构：
来源：
Proc IEEE Int Conf Comput Des VLSI Comput Process | / 291-292期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
2
引用
收藏
相关论文
共 50 条
  • [21] Spin Transfer Torque Memories for On-chip Caches: Prospects and Perspectives
    Jaiswal, Akhilesh
    Roy, Kaushik
    2016 17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2016, : 7 - 7
  • [22] Selective Fault-Masking for Improving Yield and Performance of On-Chip Networks
    Bhowmik, Biswajit
    Deka, Jatindra Kumar
    Biswas, Santosh
    2021 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2021, : 3336 - 3341
  • [23] CCC: Crossbar connected caches for reducing energy consumption of on-chip multiprocessors
    Li, L
    Vijaykrishnan, N
    Kandemir, M
    Irwin, MJ
    Kadayif, I
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 41 - 48
  • [24] Maximizing Energy Efficiency of On-Chip Caches Exploiting Hybrid Memory Structure
    Xu, Hongjie
    Shiomi, Jun
    Ishihara, Tohru
    Onodera, Hidetoshi
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 237 - 242
  • [25] Nonuniform cache architectures for wire-delay dominated on-chip caches
    Kim, C
    Burger, D
    Keckler, SW
    IEEE MICRO, 2003, 23 (06) : 99 - 107
  • [26] MemCAM: A Hybrid Memristor-CMOS CAM Cell for On-Chip Caches
    Sadiq, Zareen
    Hasan, Shehzad
    IEEE ACCESS, 2021, 9 : 21296 - 21305
  • [27] Optimization of On-Chip Link Performance under Area, Power and Variability Constraints
    Faiz-ul-Hassan
    Rodriguez-Salazar, Fernando
    Vanderbauwhede, Wim A.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 48 - 51
  • [28] Analysis on the application of on-chip redundancy in the safety-critical system
    Cai, Bai-gen
    Jin, Cheng-ming
    Ma, Lian-chuan
    Cao, Yuan
    Nakamura, Hideo
    IEICE ELECTRONICS EXPRESS, 2014, 11 (09):
  • [29] Utilization of cache area in on-chip multiprocessor
    Oi, H
    Ranganathan, N
    MICROPROCESSORS AND MICROSYSTEMS, 2000, 24 (08) : 429 - 436
  • [30] A 200MHz RISC microprocessor with 128kB on-chip caches
    Kever, W
    Ziai, S
    Hill, M
    Weiss, D
    Stackhouse, B
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 410 - 411
12345