ANALYSIS OF PROCESSOR-MEMORY INTERCONNECTION NETWORKS.

被引：0

作者：

Bhuyan, Laxmi N. ^{[1
]}

机构：

[1] Univ of Southwestern Louisiana, Dep, of Electrical & Computer, Engineering, Lafayette, LA, USA, Univ of Southwestern Louisiana, Dep of Electrical & Computer Engineering, Lafayette, LA, USA

来源：

IEEE Transactions on Computers | 1985年 / C-34卷 / 03期

关键词：

DATA STORAGE; DIGITAL;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

An interference analysis of the interconnection networks (IN's) for tightly coupled multiprocessor is presented in this correspondence. The interconnections considered are crossbars and delta networks. Two situations are examined: when a memory module is equally likely to be addressed by a processor and when a processor has a favorite memory. It is shown that for a higher rate of favorite requests, the delta networks perform close to a crossbar.

引用

页码：279 / 283

共 50 条

[21] High Density Silicon Substrates for Processor-Memory Integration
Li, Baoxia
Liu, Zongxi
Su, Yanyan
Sun, Chengcheng
Wang, Yanling
Xue, Yahui
Yang, Chunyan
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 808 - 811
[22] ON LIMITATION OF PROCESSOR-MEMORY RECYCLE RATE IN A MULTIPROCESSING SYSTEM
NELSON, JC
IEEE SPECTRUM, 1965, 2 (03) : 98 - &
[23] Bridging the HPC Processor-Memory Gap with Quilt Packaging
Buckhanan, Wayne L.
Niemier, Michael
Bernstein, Gary H.
2010 18TH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICRO-NANO SYMPOSIUM, 2010,
[24] Operating system controlled processor-memory bus encryption
Chen, Xi
Dick, Robert P.
Choudhary, Alok
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 996 - 1001
[25] A Holistic Energy-Efficient Approach for a Processor-Memory System
Feihao Wu
Juan Chen
Yong Dong
Wenxu Zheng
Xiaodong Pan
Yuan Yuan
Zhixin Ou
Yuyang Sun
Tsinghua Science and Technology, 2019, 24 (04) : 468 - 483
[26] A Holistic Energy-Efficient Approach for a Processor-Memory System
Wu, Feihao
Chen, Juan
Dong, Yong
Zheng, Wenxu
Pan, Xiaodong
Yuan, Yuan
Ou, Zhixin
Sun, Yuyang
TSINGHUA SCIENCE AND TECHNOLOGY, 2019, 24 (04) : 468 - 483
[27] A Survey on Side Channel Attacks in Processor-Memory Chip Stack
Khoshavi, Navid
Francois, William
Maghsoudloo, Mohammad
Jaimes, Luis
Sargolzaei, Arman
2019 IEEE SOUTHEASTCON, 2019,
[28] TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory
Park, Jaehyun
Kim, Byeongho
Yun, Sungmin
Lee, Eojin
Rhu, Minsoo
Ahn, Jung Ho
PROCEEDINGS OF 54TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2021, 2021, : 268 - 281
[29] A Holistic Energy-Efficient Approach for a Processor-Memory System
Feihao Wu
Juan Chen
Yong Dong
Wenxu Zheng
Xiaodong Pan
Yuan Yuan
Zhixin Ou
Yuyang Sun
Tsinghua Science and Technology, 2019, (04) : 468 - 483
[30] RELIABILITY AND FAIL-SOFTNESS ANALYSIS OF MULTISTAGE INTERCONNECTION NETWORKS.
Cherkassky, Vladimir
Malek, Miroslaw
IEEE Transactions on Reliability, 1985, R-34 (05) : 524 - 528

← 1 2 3 4 5 →