VLSI SYSTOLIC ARCHITECTURE FOR PATTERN CLUSTERING.

被引：0
|
作者：
Ni, Lionel M. [1 ]
Jain, Anil K. [1 ]
机构：
[1] Michigan State Univ, Dep of Computer, Science, East Lansing, MI, USA, Michigan State Univ, Dep of Computer Science, East Lansing, MI, USA
来源：
IEEE Transactions on Pattern Analysis and Machine Intelligence | 1985年 / PAMI-7卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
23
引用
收藏
页码：80 / 89
相关论文
共 50 条
  • [1] A VLSI SYSTOLIC ARCHITECTURE FOR PATTERN CLUSTERING
    NI, LM
    JAIN, AK
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1985, 7 (01) : 80 - 89
  • [2] A VLSI SYSTOLIC ARCHITECTURE FOR FUZZY CLUSTERING
    ZAPATA, EL
    DOALLO, R
    RIVERA, FF
    ISMAIL, MA
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 24 (1-5): : 647 - 654
  • [3] A serial input VLSI systolic architecture for a clustering analyser
    Lai, MF
    Hsieh, CH
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (03) : 269 - 284
  • [4] A DBT-BASED VLSI SYSTOLIC ARCHITECTURE FOR HARD SQUARED ERROR CLUSTERING
    ZAPATA, EL
    DOALLO, R
    BARRO, S
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 27 (1-5): : 299 - 305
  • [5] SIZE NORMALIZATION AND PATTERN ORIENTATION PROBLEMS IN SYNTACTIC CLUSTERING.
    Fu, K.S.
    Lu, S.Y.
    1979, SMC-9 (01): : 55 - 58
  • [6] MICSMACS - A VLSI PROGRAMMABLE SYSTOLIC ARCHITECTURE
    FRISON, P
    LAVENIER, D
    LEVERGE, H
    QUINTON, P
    SYSTOLIC ARRAY PROCESSORS, 1989, : 146 - 155
  • [7] A VLSI SYSTOLIC ARCHITECTURE FOR SOLVING DBT-TRANSFORMED FUZZY CLUSTERING PROBLEMS OF ARBITRARY SIZE
    DOALLO, R
    ZAPATA, EL
    PARALLEL COMPUTING, 1990, 13 (03) : 321 - 335
  • [8] A SYSTOLIC APPROACH TO PATTERN CLUSTERING
    LIGINLAL, D
    MURTY, MN
    PATNAIK, LM
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 80 - 85
  • [9] FLEXIBLE SYSTOLIC ARCHITECTURE FOR VLSI FIR FILTERS
    WYRZYKOWSKI, R
    OVRAMENKO, S
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (02): : 170 - 172
  • [10] THE INSTRUCTION SYSTOLIC ARRAY - A PARALLEL ARCHITECTURE FOR VLSI
    LANG, HW
    INTEGRATION-THE VLSI JOURNAL, 1986, 4 (01) : 65 - 74
12345