Adding a vector unit to a superscalar processor

被引：0

作者：

Quintana, Francisca ^{[1
]}

Corbal, Jesus ^{[1
]}

Espasa, Roger ^{[1
]}

Valero, Mateo ^{[1
]}

机构：

[1] Universidad de Las Palmas de Gran, Canaria, Las Palmas, Spain

来源：

Proceedings of the International Conference on Supercomputing | 1999年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：1 / 10

共 50 条

[41] Analysing superscalar processor architectures with coloured Petri nets [J].

Burns F.P. ;

Koelmans A.M. ;

Yakovlev A.V. .

International Journal on Software Tools for Technology Transfer, 1998, 2 (2) :182-191

[42] SPECULATIVE EXECUTION AND REDUCING BRANCH PENALTY ON A SUPERSCALAR PROCESSOR [J].

ANDO, H ;

NAKANISHI, C ;

MACHIDA, H ;

HARA, T ;

NAKAYA, M .

IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) :1080-1093

[43] SSD: An affordable fault tolerant architecture for superscalar processor [J].

Kim, S ;

Somani, AK .

2001 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2001, :27-34

[44] Formal verification of a superscalar execution unit [J].

Nelson, KL ;

Jain, A ;

Bryant, RE .

DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, :161-166

[45] Superscalar processor with multi-bank register file [J].

Hironaka, T ;

Maeda, M ;

Tanigawa, K ;

Sueyoshi, T ;

Aoyama, K ;

Koide, T ;

Mattausch, HJ ;

Saito, J .

INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2005, :3-12

[46] EXPLOITING MULTIWAY BRANCHES TO BOOST SUPERSCALAR PROCESSOR PERFORMANCE [J].

OYANG, YJ .

MICROPROCESSING AND MICROPROGRAMMING, 1993, 36 (04) :205-213

[47] A 120-MHZ BICMOS SUPERSCALAR RISC PROCESSOR [J].

TANAKA, S ;

HOTTA, T ;

MURABAYASHI, F ;

YAMADA, H ;

YOSHIDA, S ;

SHIMAMURA, K ;

KATSURA, K ;

BANDOH, T ;

IKEDA, K ;

MATSUBARA, K ;

SAITOU, K ;

NAKANO, T ;

SHIMIZU, T ;

SATOMURA, R .

IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (05) :719-726

[48] A 120-MHZ BICMOS SUPERSCALAR RISC PROCESSOR [J].

TANAKA, S ;

HOTTA, T ;

MURABAYASHI, F ;

YAMADA, H ;

YOSHIDA, S ;

SHIMAMURA, K ;

KATSURA, K ;

BANDOH, T ;

IKEDA, K ;

MATSUBARA, K ;

SAITOU, K ;

NAKANO, T ;

SHIMIZU, T ;

SATOMURA, R .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (04) :389-396

[49] A Superscalar Processor for a Medium-Grain Reconfigurable Hardware [J].

Van Dyken, Jason ;

Delgado-Frias, Jose G. .

2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, :426-429

[50] A CAM-based Separated BTB for a Superscalar Processor [J].

Fukuda, Kosaku ;

Meng, Lin ;

Kumaki, Takeshi ;

Ogura, Takeshi .

2013 FIRST INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2013, :385-388

← 1 2 3 4 5 →