Adding a vector unit to a superscalar processor

被引：0
作者：
Quintana, Francisca [1 ]
Corbal, Jesus [1 ]
Espasa, Roger [1 ]
Valero, Mateo [1 ]
机构：
[1] Universidad de Las Palmas de Gran, Canaria, Las Palmas, Spain
来源：
Proceedings of the International Conference on Supercomputing | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 10
相关论文
共 50 条
  • [31] Embedding a superscalar processor onto a chip multiprocessor
    Wu, CC
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (04) : 147 - 156
  • [32] The design of a module scheduler for a superscalar RISC processor
    Tirumalai, P
    Beylin, B
    Subramanian, K
    [J]. PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 97 - 109
  • [33] Handling 16 instructions per cycle in a superscalar processor
    Goossens, B
    [J]. FUTURE GENERATION COMPUTER SYSTEMS, 2001, 17 (06) : 699 - 709
  • [34] Modeling Superscalar Processor Memory-Level Parallelism
    Van den Steen, Sam
    Eeckhout, Lieven
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (01) : 9 - 12
  • [35] An efficient FFT a algorithm for superscalar and VLIW processor architectures
    Basoglu, C
    Lee, W
    Kim, Y
    [J]. REAL-TIME IMAGING, 1997, 3 (06) : 441 - 453
  • [36] Teaching computer architecture with a new superscalar processor emulator
    de la Fuente, SR
    Clemente, MIG
    Cavanillas, RM
    [J]. ITICSE '99: PROCEEDINGS OF THE 4TH ANNUAL SIGCSE/SIGCUE CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, 1999, 31 (03): : 99 - 102
  • [37] Evaluating the impact of fault recovery on superscalar processor performance
    Sato, Toshinori
    Chiyonobu, Akihiro
    [J]. 12TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2006, : 369 - +
  • [38] EXPLOITING MULTIWAY BRANCHING TO BOOST SUPERSCALAR PROCESSOR PERFORMANCE
    OYANG, YJ
    [J]. SIGPLAN NOTICES, 1991, 26 (03): : 68 - 78
  • [39] An Adaptive Overlap-Pipelined Multitasking Superscalar Processor
    Sim, Mong Tee
    Yi, Qing
    [J]. 2020 IEEE INTERNATIONAL IOT, ELECTRONICS AND MECHATRONICS CONFERENCE (IEMTRONICS 2020), 2020, : 26 - 32
  • [40] Analysing superscalar processor architectures with coloured Petri nets
    Burns F.P.
    Koelmans A.M.
    Yakovlev A.V.
    [J]. International Journal on Software Tools for Technology Transfer, 1998, 2 (2) : 182 - 191
12345