Adding a vector unit to a superscalar processor

被引:0
作者
Quintana, Francisca [1 ]
Corbal, Jesus [1 ]
Espasa, Roger [1 ]
Valero, Mateo [1 ]
机构
[1] Universidad de Las Palmas de Gran, Canaria, Las Palmas, Spain
来源
Proceedings of the International Conference on Supercomputing | 1999年
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:1 / 10
相关论文
共 50 条
  • [21] The effect of instruction dependency on superscalar processor performance
    Zhu, Y
    Wong, WF
    PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 215 - 226
  • [22] THE FLOATING POINT PERFORMANCE OF A SUPERSCALAR SPARC PROCESSOR
    LEE, RL
    KWOK, AY
    BRIGGS, FA
    SIGPLAN NOTICES, 1991, 26 (04): : 28 - 37
  • [23] A fail-silent reconfigurable superscalar processor
    Kottke, Thomas
    Steininger, Andreas
    13TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2007, : 232 - 239
  • [24] A Two-dimensional Superscalar Processor Architecture
    Uhrig, Sascha
    Shehan, Basher
    Jahr, Ralf
    Ungerer, Theo
    2009 COMPUTATION WORLD: FUTURE COMPUTING, SERVICE COMPUTATION, COGNITIVE, ADAPTIVE, CONTENT, PATTERNS, 2009, : 608 - 611
  • [25] An energy-efficient clustered superscalar processor
    Sato, T
    Chiyonobu, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 544 - 551
  • [26] An FPGA based SIMD processor with a vector memory unit
    Cho, Junho
    Chang, Hoseok
    Sung, Wonyong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 525 - +
  • [27] Performance of the PN superscalar processor as estimated by simulation
    Arita, Takaya
    Ito, Hiroaki
    Sowa, Masahiro
    Systems and Computers in Japan, 1992, 23 (14) : 24 - 34
  • [28] Scheduling on a Superscalar Processor Using the Chain Technique
    Meng, Lin
    Moriwaki, Nobihiro
    Oyanagi, Shigeru
    2014 INTERNATIONAL CONFERENCE ON ADVANCED MECHATRONIC SYSTEMS (ICAMECHS), 2014, : 398 - 403
  • [29] A first-order superscalar processor model
    Karkhanis, TS
    Smith, JE
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 338 - 349
  • [30] The ultrascalar processor - An asymptotically scalable superscalar microarchitecture
    Henry, DS
    Kuszmaul, BC
    Viswanath, V
    20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 256 - 273