Analytic Model for Timing Recovery Circuits in Digital Modems.

被引：0
作者：
Kammeyer, Karl Dirk
Schenk, Heinrich
机构：
来源：
AEU. Archiv fur Elektronik und Ubertragungstechnik | 1980年 / 34卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：81 / 88
相关论文
共 50 条
[21]   Maximum likelihood (ML) symbol timing recovery (STR) techniques for reconfigurable PAM and QAM modems [J].
Vo, Nguyen Doan ;
Le-Ngoc, Tho .
WIRELESS PERSONAL COMMUNICATIONS, 2007, 41 (03) :379-391
[22]   The Impact of BTI Variations on Timing in Digital Logic Circuits [J].
Fang, Jianxin ;
Sapatnekar, Sachin S. .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2013, 13 (01) :277-286
[23]   HARDWARE ACCELERATORS FOR TIMING SIMULATION OF VLSI DIGITAL CIRCUITS [J].
LEWIS, DM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (11) :1134-1149
[24]   Study of asynchronous Timing Strategies for digital Subthreshold Circuits [J].
Lotze, N. ;
Ortmanns, M. ;
Manoli, Y. .
ADVANCES IN RADIO SCIENCE, 2008, 6 (06) :253-258
[25]   Timing Modeling for Digital Sub-threshold Circuits [J].
Lotze, Niklas ;
Goeppert, Jacob ;
Manoli, Yiannos .
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, :299-302
[26]   TIMING-CIRCUITS FOR RSFQ DIGITAL-SYSTEMS [J].
LIN, JC ;
SEMENOV, VK .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1995, 5 (03) :3472-3477
[27]   Fast timing simulation of transient faults in digital circuits [J].
Dharchoudhury, A. ;
Kang, S.M. ;
Cha, H. ;
Patel, J.H. .
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, :719-722
[28]   Reliability Monitoring of Digital Circuits by in situ Timing Measurement [J].
Aryan, Nasim Pour ;
Georgakos, Georg ;
Schmitt-Landsiedel, Doris .
2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, :150-156
[29]   A FAST-TIMING SIMULATOR FOR DIGITAL MOS CIRCUITS [J].
TSAO, D ;
CHEN, CF .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) :536-540
[30]   Timing simulation of digital circuits with binary decision diagrams [J].
Ubar, R ;
Jutman, A ;
Peng, Z .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :460-466
12345