Analytic Model for Timing Recovery Circuits in Digital Modems.

被引：0
|
作者：
Kammeyer, Karl Dirk
Schenk, Heinrich
机构：
来源：
AEU. Archiv fur Elektronik und Ubertragungstechnik | 1980年 / 34卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：81 / 88
相关论文
共 50 条
  • [1] ANALYSIS OF TIMING RECOVERY CIRCUITS IN DIGITAL MODEMS
    KAMMEYER, KD
    SCHENK, H
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1980, 34 (02): : 81 - 87
  • [2] METHODS FOR THE DIGITAL REALIZATION OF ALGORITHMS OF MULTIFREQUENCY MODEMS.
    Baidan, I.E.
    Ginzburg, V.V.
    Lutovinov, S.I.
    Rakhovich, L.M.
    Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1978, 32-33 (12): : 19 - 23
  • [3] CUSTOM-DESIGNED INTEGRATED CIRCUITS FOR DATA MODEMS.
    Brownlie, John D.
    Jackets, Albert E.
    Gunby, David M.
    Trouse, Dave R.
    British Telecom technology journal, 1985, 3 (01): : 14 - 19
  • [4] Theoretical and Experimental Investigations of Carrier Phase Control in Digital Modems.
    Kammeyer, Karl Dirk
    Schenk, Heinrich
    AEU. Archiv fur Elektronik und Ubertragungstechnik, 1980, 34 (01): : 1 - 6
  • [5] INVESTIGATIONS OF THE CARRIER RECOVERY IN DIGITAL MODEMS BY ANALYTIC MODELS AND PRACTICAL MEASUREMENTS
    KAMMEYER, KD
    SCHENK, H
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1980, 34 (01): : 1 - 6
  • [6] A Stochastic Jitter Model for Analyzing Digital Timing-Recovery Circuits
    Burnham, James R.
    Yang, Chih-Kong Ken
    Hindi, Haitham
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 116 - +
  • [7] Efficient near optimal maximum likelihood symbol timing recovery in digital modems
    Tuukkanen, V
    Vesma, J
    Renfors, M
    PIMRC '97 - EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS: WAVES OF THE YEAR 2000+, TECHNICAL PROGRAM, PROCEEDINGS, VOLS 1-3, 1997, : 825 - 829
  • [8] TIMING MODEL FOR SDCFL DIGITAL CIRCUITS
    GOMEZ, L
    HERNANDEZ, A
    NUNEZ, A
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 193 - 196
  • [9] CHIP TIMING RECOVERY IN DIGITAL MODEMS FOR CONTINUOUS-PHASE CDMA RADIO-COMMUNICATIONS
    GIANNETTI, F
    LUISE, M
    REGGIANNINI, R
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1995, 43 (2-4) : 762 - 766
  • [10] BLOCK PROCESSING FEEDFORWARD SYMBOL TIMING ESTIMATOR FOR DIGITAL MODEMS
    SABEL, LP
    COWLEY, WG
    ELECTRONICS LETTERS, 1994, 30 (16) : 1273 - 1274
12345