Novel flexible systolic mesh architecture for parallel VLSI implementation of finite digital convolution

被引：0
|
作者：
Mohanty, B.K. [1 ]
Meher, P.K. [2 ]
机构：
[1] Department of Physics, SKCG College, Paralakhemundi 761 200, India
[2] Dept. of Comp. Sci. and Application, Utkal University, Bhubaneswar 751 004, India
来源：
IETE Journal of Research | / 44卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：261 / 266
相关论文
共 50 条
  • [21] SYSTOLIC ARCHITECTURE FOR THE VLSI IMPLEMENTATION OF HIGH-SPEED STAGED DECODERS QUANTIZERS
    CAIRE, G
    VENTURATRAVESET, J
    HOLLREISER, M
    BIGLIERI, E
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (02): : 153 - 168
  • [22] Design and Implementation of an NoC-Based Convolution Architecture With GEMM and Systolic Arrays
    Ortega-Cisneros, S.
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (01) : 49 - 52
  • [23] Vlsi Implementation Of Flexible Architecture For Decision Tree Classification In Data Mining
    Sharma, K. Venkatesh
    Shewandagn, Behailu
    Bhukya, Shankar Nayak
    INTERNATIONAL CONFERENCE ON FUNCTIONAL MATERIALS, CHARACTERIZATION, SOLID STATE PHYSICS, POWER, THERMAL AND COMBUSTION ENERGY (FCSPTC-2017), 2017, 1859
  • [24] A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture
    Chiper, Doru Florin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (05) : 282 - 286
  • [25] Parallel Implementation of Convolution Encoder for Software Defined Radio on DSP Architecture
    Lin, Jui-Chieh
    Yu, Chu
    Yen, Mao-Hsu
    Hsiung, Pao-Ann
    Chen, Sao-Jie
    Hu, Yu Hen
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 180 - +
  • [26] The mesh with hybrid buses: An efficient parallel architecture for digital geometry
    Lin, R
    Olariu, S
    Schwing, JL
    Wang, BF
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1999, 10 (03) : 266 - 280
  • [27] Architecture and VLSI implementation of digital symbol timing recovery for DTV receivers
    Huang, H
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (02) : 408 - 416
  • [28] A novel parallel approach to character recognition and its VLSI implementation
    Cheng, HD
    Xia, DC
    PATTERN RECOGNITION, 1996, 29 (01) : 97 - 119
  • [29] Novel algorithm of image vector quantization and VLSI implementation architecture
    Zhang Ruliang
    Yong, Gao
    Yu Ninmei
    Wang Dongfang
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL II, 2007, : 916 - 919
  • [30] VLSI implementation for video processing IP module based on synchronous and parallel architecture
    Zhang, Guang-Lie
    Zheng, Nan-Ning
    Wu, Yong
    Zhang, Xia
    2002, Chinese Institute of Electronics (30):
12345