Novel flexible systolic mesh architecture for parallel VLSI implementation of finite digital convolution

被引：0
|
作者：
Mohanty, B.K. [1 ]
Meher, P.K. [2 ]
机构：
[1] Department of Physics, SKCG College, Paralakhemundi 761 200, India
[2] Dept. of Comp. Sci. and Application, Utkal University, Bhubaneswar 751 004, India
来源：
IETE Journal of Research | / 44卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：261 / 266
相关论文
共 50 条
  • [1] Novel flexible systolic mesh architecture for parallel VLSI implementation of finite digital convolution
    Mohanty, BK
    Meher, PK
    IETE JOURNAL OF RESEARCH, 1998, 44 (06) : 261 - 266
  • [2] FLEXIBLE SYSTOLIC ARCHITECTURE FOR VLSI FIR FILTERS
    WYRZYKOWSKI, R
    OVRAMENKO, S
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (02): : 170 - 172
  • [3] THE INSTRUCTION SYSTOLIC ARRAY - A PARALLEL ARCHITECTURE FOR VLSI
    LANG, HW
    INTEGRATION-THE VLSI JOURNAL, 1986, 4 (01) : 65 - 74
  • [4] VLSI-BASED SYSTOLIC ARCHITECTURE FOR FAST GAUSSIAN CONVOLUTION
    GIORDANO, A
    MARESCA, M
    SANDINI, G
    VERNAZZA, T
    OPTICAL ENGINEERING, 1987, 26 (01) : 63 - 68
  • [5] 3-Dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform
    SKCG Coll, Orissa, India
    IEE Proc Circuits Devices Syst, 5 (255-258):
  • [6] 3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform
    Nayak, SS
    Meher, PK
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (05): : 255 - 258
  • [7] REALTIME CONVOLUTION AND MORPHOLOGY ON VLSI-BASED MESH - A SYSTOLIC APPROACH
    CAOHUU, T
    CANTRELL, P
    GRISWOLD, N
    LEUNG, YY
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1187 - 1190
  • [8] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [9] Low-latency bit-parallel systolic VLSI implementation of FIR digital filters
    Caraiscos, CG
    Pekmestzi, KZ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (07): : 529 - 534
  • [10] Implementation of a Novel architecture for VLSI testing
    Sudhagar, G.
    Kumar, S. Senthil
    Ramesh, G.
    Kumar, G. Sathish
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
12345