共 50 条
- [1] Design and FPGA implementation of systolic FIR filters using the Fermat number ALU THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 1052 - 1056
- [2] Karatsuba Implementation of FIR Filters 2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 1111 - 1114
- [3] FLEXIBLE SYSTOLIC ARCHITECTURE FOR VLSI FIR FILTERS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1992, 139 (02): : 170 - 172
- [4] SYSTOLIC IMPLEMENTATION OF FIR DECIMATORS AND INTERPOLATORS IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (06): : 489 - 492
- [5] SYSTOLIC IMPLEMENTATION ON KALMAN FILTERS IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1988, 36 (09): : 1514 - 1517
- [6] Low-latency bit-parallel systolic VLSI implementation of FIR digital filters IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (07): : 529 - 534
- [9] Approximate Implementation of FIR Filters on FPGA 2018 26TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2018,
- [10] FPGA Implementation of Multichannel FIR Filters PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI-2019), 2019,