共 50 条
- [1] EXPERIMENTAL MULTI-PROCESSOR ARCHITECTURE FOR SMALL BUSINESS APPLICATIONS. Canadian electrical engineering journal, 1980, 5 (01): : 23 - 27
- [2] COMPUTER ARCHITECTURE FOR DIGITAL LOGIC SIMULATION. Electronic Engineering (London), 1980, 52 (642): : 35 - 66
- [3] Estimating the Saturation Point of a Multi-Processor Application Using JAVA Int. Conf. Comput. Their Appl., CATA, (177-180):
- [4] Real-time execution monitoring on multi-processor system-on-chip 2008 International Symposium on System-on-Chip Proceedings, SOC 2008, 2008,
- [6] APPLICABILITY OF HYBRID SIMULATION. Annales de l'Association Internationale pour le Calcul Analogique, 1975, 17 (04): : 233 - 243
- [7] LANGUAGES FOR HYBRID/DIGITAL SIMULATION. Annales de l'Association Internationale pour le Calcul Analogique, 1975, 17 (04): : 245 - 252
- [9] FUNCTIONAL MODELLING FOR LOGIC SIMULATION. Proceedings - Design Automation Conference, 1981, : 791 - 795