Area-efficient architectures for the viterbi algorithm - part I: theory

被引：0
|
作者：
机构：
[1] Shung, C.Bernard
[2] Lin, Horng-Dar
[3] Cypher, Robert
[4] Siegel, PAul H.
[5] Thapar, Hemant K.
来源：
Shung, C.Bernard | 1600年 / 41期
关键词：
Add compare select (ACS) - Area efficient architecture - Interconnection wires - Internal parallelism - Viterbi algorithm;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] LOCALLY CONNECTED VLSI ARCHITECTURES FOR THE VITERBI ALGORITHM
    GULAK, PG
    KAILATH, T
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (03) : 527 - 537
  • [32] FPGA-based High-Throughput and Area-Efficient Architectures of the Hummingbird Cryptography
    Min, Biao
    Cheung, Ray C. C.
    Han, Yan
    IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2011, : 3998 - 4002
  • [33] High-throughput and area-efficient architectures for image encryption using PRINCE cipher
    Kumar, Abhiram
    Singh, Pulkit
    Patro, K. Abhimanyu Kumar
    Acharya, Bibhudendra
    INTEGRATION-THE VLSI JOURNAL, 2023, 90 : 224 - 235
  • [34] A New Area-efficient FIR Filter Design Algorithm by Dynamic Programming
    Zhao, Juan
    Wang, Yujia
    Chen, Jiajia
    Feng, Feng
    2016 24TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2016, : 1853 - 1856
  • [35] An Area-Efficient Parallel Turbo Decoder Based on Contention Free Algorithm
    Tseng, Kai-Hsin
    Chuang, Hsiang-Tsung
    Tseng, Shao-Yen
    Fang, Wai-Chi
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 203 - 206
  • [36] KnapBind: An area-efficient binding algorithm for low-leakage datapaths
    Gopalakrishnan, C
    Katkoori, S
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 430 - 435
  • [37] An area-efficient Euclidean algorithm block for Reed-Solomon decoder
    Lee, H
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 209 - 210
  • [38] Design of an area-efficient multiplier
    Kumar, Naman S.
    Shravan, S. D.
    Sudhanva, N. G.
    Hande, Shreyas V.
    Kumar, Praveen Y. G.
    2017 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS AND COMMUNICATION TECHNOLOGY (ICRAECT), 2017, : 329 - 332
  • [39] Area-efficient HEVC core transform using multi-sized and reusable DCT architectures
    Younesi, Reza
    Rastegar Fatemi, Mohammad Jalal
    Rastgarpour, Maryam
    MULTIMEDIA TOOLS AND APPLICATIONS, 2021, 80 (30) : 36249 - 36274
  • [40] Area-efficient HEVC core transform using multi-sized and reusable DCT architectures
    Reza Younesi
    Mohammad Jalal Rastegar Fatemi
    Maryam Rastgarpour
    Multimedia Tools and Applications, 2021, 80 : 36249 - 36274
12345