Area-efficient architectures for the viterbi algorithm - part I: theory

被引：0
|
作者：
机构：
[1] Shung, C.Bernard
[2] Lin, Horng-Dar
[3] Cypher, Robert
[4] Siegel, PAul H.
[5] Thapar, Hemant K.
来源：
Shung, C.Bernard | 1600年 / 41期
关键词：
Add compare select (ACS) - Area efficient architecture - Interconnection wires - Internal parallelism - Viterbi algorithm;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers
    Jaiswal, Manish Kumar
    Cheung, Ray C. C.
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 25 - 28
  • [22] New fast and area-efficient pipeline 3-D DCT architectures
    Al-Azawi, Saad
    Nibouche, Omar
    Boussakta, Said
    Lightbody, Gaye
    DIGITAL SIGNAL PROCESSING, 2019, 84 : 15 - 25
  • [23] Area-efficient systolic architectures for inversions over GF(2m)
    Yan, ZY
    Sarwate, DV
    Liu, ZZ
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5838 - 5841
  • [24] Energy- and Area-Efficient Architectures through Application Clustering and Architectural Heterogeneity
    Strozek, Lukasz
    Brooks, David
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2009, 6 (01)
  • [25] An area-efficient architecture for modified euclid algorithm in RS decoding
    Lim, YJ
    Lee, MH
    2000 IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, PROCEEDINGS, VOLS 1-3, 2000, : 632 - 633
  • [26] Area-Efficient Barrett Modular Multiplication With Optimized Karatsuba Algorithm
    Zhang, Bo
    Yan, Shoumeng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (12) : 4626 - 4639
  • [27] Power and area-efficient register designs involving EHO algorithm
    Sabu, Neethu Anna
    Batri, K.
    CIRCUIT WORLD, 2020, 46 (02) : 93 - 105
  • [28] Phased arrays - Part I: Theory and architectures
    Parker, D
    Zimmermann, DC
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2002, 50 (03) : 678 - 687
  • [29] An area-efficient VLSI architecture of the viterbi decoder for reverse link IS-95 (CDMA) air interface
    Mujtaba, SA
    ICSP '98: 1998 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, PROCEEDINGS, VOLS I AND II, 1998, : 525 - 528
  • [30] AN AREA-EFFICIENT TOPOLOGY FOR VLSI IMPLEMENTATION OF VITERBI DECODERS AND OTHER SHUFFLE-EXCHANGE TYPE STRUCTURES
    SPARSO, J
    JORGENSEN, HN
    PAASKE, E
    PEDERSEN, S
    RUBNERPETERSEN, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) : 90 - 97
12345