Automatic analytical modeling for the estimation of cache misses

被引:0
|
作者
Fraguela, Basilio B. [1 ]
Doallo, Ramon [1 ]
Zapata, Emilio L. [1 ]
机构
[1] Universidade da Coruna, Coruna, Spain
来源
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT | 1999年
关键词
Buffer storage - Computer simulation - Data structures - Mathematical models - Optimization - Precision engineering - Response time (computer systems);
D O I
暂无
中图分类号
学科分类号
摘要
Caches play a very important role in the performance of modern computer systems due to the gap between the memory and the processor speed. Among the methods for studying their behavior, the most widely used by now has been trace-driven simulation. Nevertheless, analytical modeling gives more information and requires smaller computation times that allow it to be used in the compilation step to drive automatic optimizations on the code. The traditional draw-back of analytical modeling has been its limited precision and the lack of techniques to apply it systematically without user intervention. In this work we present a methodology to build analytical models for codes with regular access patterns. These models can be applied to caches with an arbitrary size, line size and associativity. Their validation through simulations using typical scientific code fragments has proved a good degree of accuracy.
引用
收藏
页码:221 / 231
相关论文
共 50 条
  • [31] Runtime identification of cache conflict misses: The adaptive miss buffer
    Collins, JD
    Tullsen, DM
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2001, 19 (04): : 413 - 439
  • [32] RPC: An Approach for Reducing Compulsory Misses in Packet Processing Cache
    Yamaki, Hayato
    Nishi, Hiroaki
    Miwa, Shinobu
    Honda, Hiroki
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, E103D (12): : 2590 - 2599
  • [33] Hybrid Analytical Modeling of Pending Cache Hits, Data Prefetching, and MSHRs
    Chen, Xi E.
    Aamodt, Tor M.
    2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 59 - 70
  • [34] Hybrid Analytical Modeling of Pending Cache Hits, Data Prefetching, and MSHRs
    Chen, Xi E.
    Aamodt, Tor M.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2011, 8 (03)
  • [35] Modeling RTOS Components for Instruction Cache Hit Rate Estimation
    Dash, Santanu Kumar
    Srikanthan, Thambipillai
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2978 - 2981
  • [36] AN ANALYTICAL CACHE MODEL
    AGARWAL, A
    HOROWITZ, M
    HENNESSY, J
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1989, 7 (02): : 184 - 215
  • [37] Reducing Shared Cache Misses via dynamic Grouping and Scheduling on Multicores
    El Din, Wael Amr Hossam
    ElSayed, Hany Mohamed
    Talkhan, Ihab ElSayed
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2014, 5 (09) : 135 - 144
  • [38] Instruction prefetching of systems codes with layout optimized for reduced cache misses
    Xia, C
    Torrellas, J
    23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 271 - 282
  • [39] <bold>Avoiding Store Misses to Fully Modified Cache Blocks</bold>
    Hu, Shiwen
    John, Lizy
    2006 IEEE INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE, VOLS 1 AND 2, 2006, : 289 - +
  • [40] Constructing optimal XOR-functions to minimize cache conflict misses
    Vandierendonck, Hans
    De Bosschere, Koen
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2008, PROCEEDINGS, 2008, 4934 : 261 - 272