共 50 条
- [31] Runtime identification of cache conflict misses: The adaptive miss buffer ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2001, 19 (04): : 413 - 439
- [32] RPC: An Approach for Reducing Compulsory Misses in Packet Processing Cache IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, E103D (12): : 2590 - 2599
- [33] Hybrid Analytical Modeling of Pending Cache Hits, Data Prefetching, and MSHRs 2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 59 - 70
- [35] Modeling RTOS Components for Instruction Cache Hit Rate Estimation ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2978 - 2981
- [38] Instruction prefetching of systems codes with layout optimized for reduced cache misses 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 271 - 282
- [39] <bold>Avoiding Store Misses to Fully Modified Cache Blocks</bold> 2006 IEEE INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE, VOLS 1 AND 2, 2006, : 289 - +
- [40] Constructing optimal XOR-functions to minimize cache conflict misses ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2008, PROCEEDINGS, 2008, 4934 : 261 - 272