共 50 条
- [21] A large, fast instruction window for tolerating cache misses 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 59 - 70
- [24] RPC: An approach for reducing compulsory misses in packet processing cache IEICE Transactions on Information and Systems, 2020, E103D (12): : 2590 - 2599
- [25] Speeding up kernel scheduler by reducing cache misses - Effects of cache coloring for a task structure USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, 2002, : 275 - 285
- [26] Guard Cache: Creating False Cache Hits and Misses To Mitigate Side-Channel Attacks 2023 SILICON VALLEY CYBERSECURITY CONFERENCE, SVCC, 2023,
- [28] Exploiting procedure level locality to reduce instruction cache misses EIGHTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2004, : 75 - 84
- [30] Using prime numbers for cache indexing to eliminate conflict misses 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 288 - 299