Automatic analytical modeling for the estimation of cache misses

被引:0
|
作者
Fraguela, Basilio B. [1 ]
Doallo, Ramon [1 ]
Zapata, Emilio L. [1 ]
机构
[1] Universidade da Coruna, Coruna, Spain
来源
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT | 1999年
关键词
Buffer storage - Computer simulation - Data structures - Mathematical models - Optimization - Precision engineering - Response time (computer systems);
D O I
暂无
中图分类号
学科分类号
摘要
Caches play a very important role in the performance of modern computer systems due to the gap between the memory and the processor speed. Among the methods for studying their behavior, the most widely used by now has been trace-driven simulation. Nevertheless, analytical modeling gives more information and requires smaller computation times that allow it to be used in the compilation step to drive automatic optimizations on the code. The traditional draw-back of analytical modeling has been its limited precision and the lack of techniques to apply it systematically without user intervention. In this work we present a methodology to build analytical models for codes with regular access patterns. These models can be applied to caches with an arbitrary size, line size and associativity. Their validation through simulations using typical scientific code fragments has proved a good degree of accuracy.
引用
收藏
页码:221 / 231
相关论文
共 50 条
  • [21] A large, fast instruction window for tolerating cache misses
    Lebeck, AR
    Koppanalil, J
    Li, T
    Patwardhan, J
    Rotenberg, E
    29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, : 59 - 70
  • [22] Precise automatable analytical modeling of the cache behavior of codes with indirections
    Andrade, Diego
    Fraguela, Basilio B.
    Doallo, Ramon
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (03) : 16
  • [23] Victim retention for reducing cache misses in tiled chip multiprocessors
    Das, Shirshendu
    Kapoor, Hemangee K.
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (04) : 263 - 275
  • [24] RPC: An approach for reducing compulsory misses in packet processing cache
    Yamaki, Hayato
    Nishi, Hiroaki
    Miwa, Shinobu
    Honda, Hiroki
    IEICE Transactions on Information and Systems, 2020, E103D (12): : 2590 - 2599
  • [25] Speeding up kernel scheduler by reducing cache misses - Effects of cache coloring for a task structure
    Yamamura, S
    Hirai, A
    Sato, M
    Yamamoto, M
    Naruse, A
    Kumon, K
    USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, 2002, : 275 - 285
  • [26] Guard Cache: Creating False Cache Hits and Misses To Mitigate Side-Channel Attacks
    Mosquera, Fernando
    Kavi, Krishna
    Mehta, Gayatri
    John, Lizy K.
    2023 SILICON VALLEY CYBERSECURITY CONFERENCE, SVCC, 2023,
  • [27] Effective Padding of Multidimensional Arrays to Avoid Cache Conflict Misses
    Hong, Changwan
    Bao, Wenlei
    Cohen, Albert
    Krishnamoorthy, Sriram
    Pouchet, Louis-Noel
    Rastello, Fabrice
    Ramanujam, J.
    Sadayappan, P.
    ACM SIGPLAN NOTICES, 2016, 51 (06) : 129 - 144
  • [28] Exploiting procedure level locality to reduce instruction cache misses
    Batchu, RV
    Jiménez, DA
    EIGHTH WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2004, : 75 - 84
  • [29] Adaptive Selection of Cache Indexing Bits for Removing Conflict Misses
    Ros, Alberto
    Xekalakis, Polychronis
    Cintra, Marcelo
    Acacio, Manuel E.
    Garcia, Jose M.
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (06) : 1534 - 1547
  • [30] Using prime numbers for cache indexing to eliminate conflict misses
    Kharbutli, M
    Irwin, K
    Solihin, Y
    Lee, JJ
    10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 288 - 299