Automatic analytical modeling for the estimation of cache misses

被引:0
|
作者
Fraguela, Basilio B. [1 ]
Doallo, Ramon [1 ]
Zapata, Emilio L. [1 ]
机构
[1] Universidade da Coruna, Coruna, Spain
来源
Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT | 1999年
关键词
Buffer storage - Computer simulation - Data structures - Mathematical models - Optimization - Precision engineering - Response time (computer systems);
D O I
暂无
中图分类号
学科分类号
摘要
Caches play a very important role in the performance of modern computer systems due to the gap between the memory and the processor speed. Among the methods for studying their behavior, the most widely used by now has been trace-driven simulation. Nevertheless, analytical modeling gives more information and requires smaller computation times that allow it to be used in the compilation step to drive automatic optimizations on the code. The traditional draw-back of analytical modeling has been its limited precision and the lack of techniques to apply it systematically without user intervention. In this work we present a methodology to build analytical models for codes with regular access patterns. These models can be applied to caches with an arbitrary size, line size and associativity. Their validation through simulations using typical scientific code fragments has proved a good degree of accuracy.
引用
收藏
页码:221 / 231
相关论文
共 50 条
  • [1] Modeling Cache Coherence Misses on Multicores
    Pan, Xiaoyue
    Jonsson, Bengt
    2014 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2014, : 96 - 105
  • [2] Dynamic cache partitioning based on the MLP of cache misses
    Moreto M.
    Cazorla F.J.
    Ramirez A.
    Valero M.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2011, 6590 : 3 - 23
  • [3] Reducing cache misses through cache line overlapping
    Koo, S
    Kim, S
    Azougagh, D
    Cho, Y
    Maeng, S
    ELECTRONICS LETTERS, 2006, 42 (10) : 569 - 571
  • [4] Reducing garbage collector cache misses
    Boehm, Hans-J.
    HP Laboratories Technical Report, 2000, (99):
  • [5] Hardware identification of cache conflict misses
    Collins, JD
    Tullsen, DM
    32ND ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, (MICRO-32), PROCEEDINGS, 1999, : 126 - 135
  • [6] Reducing garbage collector cache misses
    Boehm, HJ
    ACM SIGPLAN NOTICES, 2001, 36 (01) : 59 - 64
  • [7] Analytical Modeling of Cache Behavior for Affine Programs
    Bao, Wenlei
    Krishnamoorthy, Sriram
    Pouchet, Louis-Noel
    Sadayappan, P.
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2018, 2
  • [8] Runahead Cache Misses Using Bloom Filter
    Tao, Xi
    Zeng, Qi
    Peir, Jih-Kwon
    Lu, Shih-Lien
    2016 17TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), 2016, : 1 - 6
  • [9] Reducing cache misses through programmable decoders
    Zhang, Chuanjun
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (04) : 1 - 31
  • [10] The combinatorics of cache misses during matrix multiplication
    Hanlon, PJ
    Chung, D
    Chatterjee, S
    Genius, D
    Lebeck, AR
    Parker, E
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2001, 63 (01) : 80 - 126