SOI technology for sub-0.25 μm CMOS

被引：0

作者：

Maszara, W.P. ^{[1
]}

机构：

[1] SEMATECH, Sunnyvale, United States

来源：

Electron Technology (Warsaw) | 1999年 / 32卷 / 01期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：16 / 20

共 50 条

[41] NA/sigma optimisation strategies for an advanced DUV stepper applied to 0.25 mu m and sub-0.25 mu m critical levels [J].

deBeeck, MO ;

Ronse, K ;

Ghandehari, K ;

Jaenen, P ;

Botermans, H ;

Finders, J ;

Lilygren, J ;

Baker, D ;

Vandenberghe, G ;

DeBisschop, P ;

Maenhoudt, M ;

VandenHove, L .

OPTICAL MICROLITHOGRAPHY X, 1997, 3051 :320-332

[42] Substrate material for sub-0.25μm Si technology comparison of hydrogen annealed wafers and challengers:: Evidence for dopant enhanced diffusion [J].

Bostelmann, MT ;

Leroy, B .

SOLID STATE PHENOMENA, 1999, 70 :577-581

[43] ELECTRICAL-PROPERTIES OF SI P+-N JUNCTIONS FOR SUB-0.25 MU-M CMOS FABRICATED BY GA FIB IMPLANTATION [J].

MOGUL, HC ;

STECKL, AJ ;

GANIN, E .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (10) :1823-1829

[44] THEORETICAL-STUDY OF SEUS IN 0.25-MU-M FULLY-DEPLETED CMOS SOI TECHNOLOGY [J].

BRISSET, C ;

DOLLFUS, P ;

MUSSEAU, O ;

LERAY, JL ;

HESTO, P .

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) :2297-2303

[45] Impact of trench sidewall interface trap in shallow trench isolation on junction leakage current characteristics for sub-0.25 mu m CMOS devices [J].

Inaba, S ;

Takahashi, M ;

Okayama, Y ;

Yagishita, A ;

Matsuoka, F ;

Ishiuchi, H .

1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, :119-120

[46] Characterization and reduction of a new particle defect mode in sub-0.25 μm semiconductor process flows [J].

Pipes, L ;

Taylor, M ;

Zietz, G ;

Al-Bayati, A ;

Castle, M ;

Marin, T ;

Simmons, J .

NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 2005, 237 (1-2) :330-335

[47] Design of a comparator in a 0.25 μm CMOS technology. [J].

van Bakel, N ;

van den Brand, J ;

Verkooijen, H ;

Schmelling, M ;

Sexauer, E .

PROCEEDINGS OF THE SIXTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2000, 2000 (10) :525-529

[48] 0.25 mu m CMOS/SIMOX device technology [J].

Tsuchiya, T ;

Ohno, T ;

Kado, Y ;

Nakashima, S .

NTT REVIEW, 1997, 9 (04) :78-87

[49] Silicon nitride polish-stop for CMP of BPSG films on sub-0.25μm DRAMs [J].

Stephens, J ;

Dobuzinsky, D ;

Gambino, J ;

Glashauser, W ;

Huckels, K ;

Hanebeck, J ;

Kraxenberger, M ;

Naeem, M ;

Rupp, T ;

Sardesai, V ;

Wangemann, K ;

Wise, M .

CHEMICAL MECHANICAL PLANARIZATION IN IC DEVICE MANUFACTURING III, PROCEEDINGS, 2000, 99 (37) :234-238

[50] Dry development of sub-0.25 mu m features patterned with 193 nm silylation resist [J].

Palmateer, SC ;

Forte, AR ;

Kunz, RR ;

Horn, MW .

JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1996, 14 (03) :1132-1136

← 1 2 3 4 5 →