SOI technology for sub-0.25 μm CMOS

被引：0
|
作者：
Maszara, W.P. [1 ]
机构：
[1] SEMATECH, Sunnyvale, United States
来源：
Electron Technology (Warsaw) | 1999年 / 32卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：16 / 20
相关论文
共 50 条
  • [1] A methodology for deep sub-0.25 μm CMOS technology prediction
    Palankovski, V
    Belova, N
    Grasser, T
    Puchner, H
    Aronowitz, S
    Selberherr, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (10) : 2331 - 2336
  • [2] Copper dual damascene wiring for sub-0.25μm CMOS technology
    Heidenreich, J
    Edelstein, D
    Goldblatt, R
    Cote, W
    Uzoh, C
    Lustig, N
    McDevitt, T
    Stamper, A
    Simon, A
    Dukovic, J
    Andricacos, P
    Wachnik, R
    Rathore, H
    Katsetos, T
    McLaughlin, P
    Luce, S
    Slattery, J
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 151 - 153
  • [3] Full copper wiring in a sub-0.25 μm CMOS ULSI technology
    Edelstein, D
    Heidenreich, J
    Goldblatt, R
    Cote, W
    Uzoh, C
    Lustig, N
    Roper, P
    McDevitt, T
    Motsiff, W
    Simon, A
    Dukovic, J
    Wachnik, R
    Rathore, H
    Schulz, R
    Su, L
    Luce, S
    Slattery, J
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 773 - 776
  • [4] Scalability of partially depleted SOI technology for sub-0.25μm logic applications
    Chau, R
    Arghavani, R
    Alavi, M
    Douglas, D
    Greason, J
    Green, R
    Tyagi, S
    Xu, J
    Packan, P
    Yu, S
    Liang, CL
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 591 - 594
  • [5] Integration challenges in sub-0.25 μm CMOS-based technologies
    Badenes, G
    Deferm, L
    MICROELECTRONICS JOURNAL, 2000, 31 (11-12): : 861 - 871
  • [6] Characterization of polysilicon resistors in sub-0.25μm CMOS ULSI applications
    Liu, WC
    Thei, KB
    Chuang, HM
    Lin, KW
    Cheng, CC
    Ho, YS
    Su, CW
    Wong, SC
    Lin, CH
    Diaz, CH
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (07) : 318 - 320
  • [7] Integration of multi-level copper metallization into a high performance sub-0.25μm CMOS technology
    Venkatesan, S
    Venkatraman, R
    Jain, A
    Mendonca, J
    Anderson, S
    Angyal, M
    Capasso, C
    Cope, J
    Crabtree, P
    Das, S
    Farkas, J
    Filipiak, S
    Fiordalice, B
    Hamilton, G
    Herrick, M
    Kawasaki, H
    Islam, R
    King, C
    Klein, J
    Lii, T
    Misra, V
    Reid, K
    Simpson, C
    Smith, B
    Sparks, T
    Watts, D
    Weitzman, EJ
    Wilson, B
    ICCDCS 98: PROCEEDINGS OF THE 1998 SECOND IEEE INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 1998, : 146 - 152
  • [8] Silicide contacts for sub-0.25 μm devices
    Chen, LJ
    Cheng, SL
    Chang, SM
    Peng, YC
    Huang, HY
    Cheng, LW
    ADVANCED INTERCONNECTS AND CONTACTS, 1999, 564 : 123 - 134
  • [9] A self-aligned silicide process technology for sub-0.25 μm geometries
    White, TR
    Kolar, D
    Jahanbani, M
    Frisa, L
    Nagabushnam, R
    Chuang, H
    Tsui, P
    Cope, J
    Pulvirent, L
    Bolton, S
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 112 - 119
  • [10] Sub-0.25 mu m single N+-polycide gate CMOS technology for 2.5V applications
    Ma, ZJ
    Choi, JY
    Lien, CD
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 16 - 17
12345